# CPU08 Central Processor Unit



# CPU08 Central Processor Unit Reference Manual

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Motorola and M are registered trademarks of Motorola, Inc. DigitalDNA is a trademark of Motorola, Inc.

© Motorola, Inc., 2001

CPU08 — Rev. 3.0

CPU08 — Rev. 3.0

# **List of Sections**

Section 1. General Description
Section 2. Architecture
Section 3. Resets and Interrupts
Section 4. Addressing Modes55
Section 5. Instruction Set91
Section 6. Instruction Set Examples
Glossary
Index

CPU08 — Rev. 3.0

# **Table of Contents**

### **Section 1. General Description**

1.1	Contents
1.2	Introduction
1.3	Features
1.4	Programming Model
1.5	Memory Space
1.6	Addressing Modes
1.7	Arithmetic Instructions
1.8	Binary-Coded Decimal (BCD) Arithmetic Support22
1.9	High-Level Language Support
1.10	Low-Power Modes

### **Section 2. Architecture**

Contents
Introduction
CPU08 Registers
Accumulator
Index Register
Stack Pointer
Program Counter
Condition Code Register

2.4	CPU08 Functional Description	30
2.4.1	Internal Timing	31
2.4.2	Control Unit	32
2.4.3	Execution Unit	33
2.4.4	Instruction Execution	33

# Section 3. Resets and Interrupts

3.1	Contents
3.2	Introduction
3.3	Elements of Reset and Interrupt Processing
3.3.1	Recognition
3.3.2	Stacking
3.3.3	Arbitration
3.3.4	Masking
3.3.5	Returning to Calling Program
3.4	Reset Processing
3.4.1	Initial Conditions Established47
3.4.2	CPU
3.4.3	Operating Mode Selection47
3.4.4	Reset Sources
3.4.5	External Reset
3.4.6	Active Reset from an Internal Source
3.5	Interrupt Processing
3.5.1	Interrupt Sources and Priority
3.5.2	Interrupts in Stop and Wait Modes
3.5.3	Nesting of Multiple Interrupts
3.5.4	Allocating Scratch Space on the Stack

**Reference Manual** 

# Section 4. Addressing Modes

4.1 (	Contents
4.2 I	Introduction
4.3	Addressing Modes
4.3.1	Inherent
4.3.2	Immediate
4.3.3	Direct
4.3.4	Extended
4.3.5	Indexed, No Offset
4.3.6	Indexed, 8-Bit Offset
4.3.7	Indexed, 16-Bit Offset
4.3.8	Stack Pointer, 8-Bit Offset
4.3.9	Stack Pointer, 16-Bit Offset
4.3.10	Relative
4.3.11	Memory-to-Memory Immediate to Direct
4.3.12	Memory-to-Memory Direct to Direct
4.3.13	Memory-to-Memory Indexed to Direct
	with Post Increment74
4.3.14	Memory-to-Memory Direct to Indexed
	with Post Increment
4.3.15	Indexed with Post Increment
4.3.16	Indexed, 8-Bit Offset with Post Increment
4.4 I	Instruction Set Summary79
4.5 0	Opcode Map

# Section 5. Instruction Set

5.1	Contents	.91
5.2	Introduction	.94
5.3	Nomenclature	.94
5.4	Convention Definitions	.99

Instruction	Set	99
ADC	Add with Carry	100
ADD	Add without Carry	101
AIS	Add Immediate Value (Signed)	
	to Stack Pointer	102
AIX	Add Immediate Value (Signed)	
	to Index Register	103
AND	Logical AND	104
ASL	Arithmetic Shift Left	105
ASR	Arithmetic Shift Right	106
BCC	Branch if Carry Bit Clear	107
BCLR n	Clear Bit <i>n</i> in Memory	108
BCS	Branch if Carry Bit Set.	109
BEQ	Branch if Equal	110
BGE	Branch if Greater Than or Equal To	111
BGT	Branch if Greater Than	112
BHCC	Branch if Half Carry Bit Clear	113
BHCS	Branch if Half Carry Bit Set	114
BHI	Branch if Higher.	115
BHS	Branch if Higher or Same	116
BIH	Branch if IRQ Pin High	117
BIL	Branch if IRQ Pin Low	118
BIT	Bit Test	119
BLE	Branch if Less Than or Equal To	120
BLO	Branch if Lower	121
BLS	Branch if Lower or Same	122
BLT	Branch if Less Than	123
BMC	Branch if Interrupt Mask Clear	124
BMI	Branch if Minus	125
BMS	Branch if Interrupt Mask Set	126
BNE	Branch if Not Equal	127
BPL	Branch if Plus	128
BRA	Branch Always	129
BRCLR n	Branch if Bit <i>n</i> in Memory Clear	131
BRN	Branch Never	132
BRSET n	Branch if Bit <i>n</i> in Memory Set	133
BSET n	Set Bit <i>n</i> in Memory	134
BSR	Branch to Subroutine	135
	ADC ADD AIS AIX AND ASL ASR BCC BCLR <i>n</i> BCS BEQ BGE BGT BHCC BHCS BHI BHS BH BHS BH BHS BH BHS BH BHS BH BHS BH BHS BH BHS BH BHS BH BHS BH BHS BH BHS BH BHS BL BL BL BL BL BL BL BL BL BL BL BL BL	ADC Add with Carry .   ADD Add without Carry .   AIS Add Immediate Value (Signed) to Stack Pointer .   AIX Add Immediate Value (Signed) to Index Register .   AND Logical AND .   ASL Arithmetic Shift Left .   ASR Arithmetic Shift Right .   BCC Branch if Carry Bit Clear .   BCLR n Clear Bit n in Memory .   BCS Branch if Greater Than or Equal To .   BGE Branch if Greater Than or Equal To .   BGT Branch if Greater Than .   BHCC Branch if Half Carry Bit Clear .   BHCS Branch if Higher .   BHS Branch if Higher or Same .   BIH Branch if IRQ Pin High .   BIL Branch if Lower or Same .   BIT Bit Test .   BLC Branch if Lower or Same .   BLT

CPU08 — Rev. 3.0

\_

CBEQ	Compare and Branch if Equal	136
CLC	Clear Carry Bit	137
CLI	Clear Interrupt Mask Bit	138
CLR	Clear	139
CMP	Compare Accumulator with Memory	140
COM	Complement (One's Complement)	141
CPHX	Compare Index Register with Memory	142
CPX	Compare X (Index Register Low) with Memory	143
DAA	Decimal Adjust Accumulator	144
DAA	Decimal Adjust Accumulator (Continued)	145
DBNZ	Decrement and Branch if Not Zero	146
DEC	Decrement	147
DIV	Divide	148
EOR	Exclusive-OR Memory with Accumulator	149
INC		150
JMP	Jump	151
JSR	Jump to Subroutine	152
LDA	Load Accumulator from Memory	153
LDHX	Load Index Register from Memory	154
LDX	Load X (Index Register Low) from Memory	155
LSL	Logical Shift Left	156
LSR	Logical Shift Right	157
MOV	Move	158
MUL	Unsigned Multiply	159
NEG	Negate (Two's Complement)	160
NOP	No Operation	161
NSA	Nibble Swap Accumulator	162
ORA	Inclusive-OR Accumulator and Memory	163
PSHA	Push Accumulator onto Stack	164
PSHH	Push H (Index Register High) onto Stack	165
PSHX	Push X (Index Register Low) onto Stack	166
PULA	Pull Accumulator from Stack	167
PULH	Pull H (Index Register High) from Stack	168
PULX	Pull X (Index Register Low) from Stack	169
ROL	Rotate Left through Carry	170
ROR	Rotate Right through Carry	171
RSP	Reset Stack Pointer	172

CPU08 — Rev. 3.0

RTI	Return from Interrupt	173
RTS	Return from Subroutine	174
SBC	Subtract with Carry	175
SEC	Set Carry Bit	176
SEI	Set Interrupt Mask Bit	177
STA	Store Accumulator in Memory	178
STHX	Store Index Register	179
STOP	Enable IRQ Pin, Stop Processing	180
STX	Store X (Index Register Low) in Memory	181
SUB	Subtract	182
SWI	Software Interrupt	183
TAP	Transfer Accumulator to Processor	
	Status Byte	184
TAX	Transfer Accumulator to X	
	(Index Register Low)	185
TPA	Transfer Processor Status Byte	
	to Accumulator	186
TST	Test for Negative or Zero	187
TSX	Transfer Stack Pointer to Index Register	188
TXA	Transfer X (Index Register Low)	
	to Accumulator	189
TXS	Transfer Index Register to Stack Pointer	190
WAIT	Enable Interrupts; Stop Processor	191

# **Section 6. Instruction Set Examples**

6.1	Contents		
6.2	Introduction		)4
6.3	M68HC08 Unique Instructions		)4
6.4	Code Examples		
		to Stack Pointer	)6
	AIA	to Index Register 19	8
	BGE BGT	Branch if Greater Than or Equal To19Branch if Greater Than20	)9 )0

**Reference Manual** 

CPU08 — Rev. 3.0

BLE	Branch if Less Than or Equal To 201
BLT	Branch if Less Than 202
CBEQ	Compare and Branch if Equal 203
CBEQA	Compare A with Immediate 204
CBEQX	Compare X with Immediate 205
CLRH	Clear H (Index Register High) 206
CPHX	Compare Index Register with Memory 207
DAA	Decimal Adjust Accumulator 208
DBNZ	Decrement and Branch if Not Zero 209
DIV	Divide
LDHX	Load Index Register with Memory 213
MOV	Move 214
NSA	Nibble Swap Accumulator
PSHA	Push Accumulator onto Stack 216
PSHH	Push H (Index Register High) onto Stack 217
PSHX	Push X (Index Register Low) onto Stack 218
PULA	Pull Accumulator from Stack 219
PULH	Pull H (Index Register High) from Stack 220
PULX	Pull X (Index Register Low) from Stack 221
STHX	Store Index Register 222
TAP	Transfer Accumulator to Condition
	Code Register 223
TPA	Transfer Condition Code Register
	to Accumulator 224
TSX	Transfer Stack Pointer to Index Register 225
TXS	Transfer Index Register to Stack Pointer 226

# Glossary 227

Glossary					
----------	--	--	--	--	--

# Index 241

CPU08 — Rev. 3.0

CPU08 — Rev. 3.0

\_

# List of Figures

Figur	Title					
2-1	CPU08 Programming Model	24				
2-2	Accumulator (A)	25				
2-3	Index Register (H:X)	25				
2-4	Stack Pointer (SP)	26				
2-5	Program Counter (PC)	27				
2-6	Condition Code Register (CCR)	28				
2-7	CPU08 Block Diagram	30				
2-8	Internal Timing Detail	31				
2-9	Control Unit Timing	33				
2-10	Instruction Boundaries	34				
2-11	Instruction Execution Timing Diagram	35				
3-1	Interrupt Stack Frame	40				
3-2	H Register Storage	41				
3-3	Interrupt Processing Flow and Timing	42				
3-4	Interrupt Recognition Example 1	43				
3-5	Interrupt Recognition Example 2	44				
3-6	Interrupt Recognition Example 3	44				
3-7	Exiting Reset	46				

CPU08 — Rev. 3.0

\_

# **List of Tables**

Table	Title	Page
3-1	Mode Selection	48
3-2	M68HC08 Vectors	51
4-1	Inherent Addressing Instructions	58
4-2	Immediate Addressing Instructions	60
4-3	Direct Addressing Instructions	62
4-4	Extended Addressing Instructions	64
4-5	Indexed Addressing Instructions.	67
<b>4-6</b>	Stack Pointer Addressing Instructions	70
4-7	Relative Addressing Instructions	72
4-8	Memory-to-Memory Move Instructions	77
4-9	Indexed and Indexed, 8-Bit Offset	
	with Post Increment Instructions	78
4-10	Instruction Set Summary	79
4-11	Opcode Map	88
5-1	Branch Instruction Summary	130
5-2	DAA Function Summary	145

CPU08 — Rev. 3.0

\_

# **Section 1. General Description**

#### 1.1 Contents

1.2	Introduction
1.3	Features
1.4	Programming Model
1.5	Memory Space
1.6	Addressing Modes
1.7	Arithmetic Instructions
1.8	Binary-Coded Decimal (BCD) Arithmetic Support22
1.9	High-Level Language Support
1.10	Low-Power Modes

#### **1.2 Introduction**

The CPU08 is the central processor unit (CPU) of the Motorola M68HC08 Family of microcontroller units (MCU). The fully object code compatible CPU08 offers M68HC05 users increased performance with no loss of time or software investment in their M68HC05-based applications. The CPU08 also appeals to users of other MCU architectures who need the CPU08 combination of speed, low power, processing capabilities, and cost effectiveness.

MOTOROLA

#### **1.3 Features**

CPU08 features include:

- Full object-code compatibility with M68HC05 Family
- 16-bit stack pointer with stack manipulation instructions
- 16-bit index register (H:X) with high-byte and low-byte manipulation instructions
- 8-MHz CPU standard bus frequency
- 64-Kbyte program/data memory space
- 16 addressing modes
- 78 new opcodes
- Memory-to-memory data moves without using accumulator
- Fast 8-bit by 8-bit multiply and 16-bit by 8-bit divide instructions
- Enhanced binary-coded decimal (BCD) data handling
- Expandable internal bus definition for extension of addressing range beyond 64 Kbytes
- Flexible internal bus definition to accommodate CPU performance-enhancing peripherals such as a direct memory access (DMA) controller
- Low-power stop and wait modes

### 1.4 Programming Model

The CPU08 programming model consists of:

- 8-bit accumulator
- 16-bit index register
- 16-bit stack pointer
- 16-bit program counter
- 8-bit condition code register

#### See Figure 2-1. CPU08 Programming Model.

Reference Manual

CPU08 — Rev. 3.0

### 1.5 Memory Space

Program memory space and data memory space are contiguous over a 64-Kbyte addressing range. Addition of a page-switching peripheral allows extension of the addressing range beyond 64 Kbytes.

### **1.6 Addressing Modes**

The CPU08 has a total of 16 addressing modes:

- Inherent
- Immediate
- Direct
- Extended
- Indexed
  - No offset
  - No offset, post increment
  - 8-bit offset
  - 8-bit offset, post increment
  - 16-bit offset
- Stack pointer
  - 8-bit offset
  - 16-bit offset
- Relative
- Memory-to-memory (four modes)

Refer to **Section 4. Addressing Modes** for a detailed description of the CPU08 addressing modes.

### **1.7 Arithmetic Instructions**

The CPU08 arithmetic functions include:

- Addition with and without carry
- Subtraction with and without carry
- A fast 16-bit by 8-bit unsigned division
- A fast 8-bit by 8-bit unsigned multiply

### 1.8 Binary-Coded Decimal (BCD) Arithmetic Support

To support binary-coded decimal (BCD) arithmetic applications, the CPU08 has a decimal adjust accumulator (DAA) instruction and a nibble swap accumulator (NSA) instruction.

### 1.9 High-Level Language Support

The 16-bit index register, 16-bit stack pointer, 8-bit signed branch instructions, and associated instructions are designed to support the efficient use of high-level language (HLL) compilers with the CPU08.

#### 1.10 Low-Power Modes

The WAIT and STOP instructions reduce the power consumption of the CPU08-based MCU. The WAIT instruction stops only the CPU clock and therefore uses more power than the STOP instruction, which stops both the CPU clock and the peripheral clocks. In most modules, clocks can be shut off in wait mode.

CPU08 — Rev. 3.0

# **Section 2. Architecture**

#### 2.1 Contents

2.2	Introduction
2.3	CPU08 Registers
2.3.1	Accumulator
2.3.2	Index Register
2.3.3	Stack Pointer
2.3.4	Program Counter
2.3.5	Condition Code Register
2.4	CPU08 Functional Description
2.4.1	Internal Timing
2.4.2	Control Unit
2.4.3	Execution Unit
2.4.4	Instruction Execution

### 2.2 Introduction

This section describes the CPU08 registers.

MOTOROLA

### 2.3 CPU08 Registers

**Figure 2-1** shows the five CPU08 registers. The CPU08 registers are not part of the memory map.



Figure 2-1. CPU08 Programming Model

#### 2.3.1 Accumulator

The accumulator (A) shown in **Figure 2-2** is a general-purpose 8-bit register. The central processor unit (CPU) uses the accumulator to hold operands and results of arithmetic and non-arithmetic operations.



Figure 2-2. Accumulator (A)

#### 2.3.2 Index Register

The 16-bit index register (H:X) shown in **Figure 2-3** allows the user to index or address a 64-Kbyte memory space. The concatenated 16-bit register is called H:X. The upper byte of the index register is called H. The lower byte of the index register is called X. H is cleared by reset. When H = 0 and no instructions that affect H are used, H:X is functionally identical to the IX register of the M6805 Family.

In the indexed addressing modes, the CPU uses the contents of H:X to determine the effective address of the operand. H:X can also serve as a temporary data storage location. See **4.3.5 Indexed**, **No Offset**; **4.3.6 Indexed**, **8-Bit Offset**; and **4.3.7 Indexed**, **16-Bit Offset**.



Figure 2-3. Index Register (H:X)

#### 2.3.3 Stack Pointer

The stack pointer (SP) shown in **Figure 2-4** is a 16-bit register that contains the address of the next location on the stack. During a reset, the stack pointer is preset to \$00FF to provide compatibility with the M6805 Family.

**NOTE:** The reset stack pointer (RSP) instruction sets the least significant byte to \$FF and does not affect the most significant byte.

The address in the stack pointer decrements as data is pushed onto the stack and increments as data is pulled from the stack. The SP always points to the next available (empty) byte on the stack.

The CPU08 has stack pointer 8- and 16-bit offset addressing modes that allow the stack pointer to be used as an index register to access temporary variables on the stack. The CPU uses the contents in the SP register to determine the effective address of the operand. See 4.3.8 Stack Pointer, 8-Bit Offset and 4.3.9 Stack Pointer, 16-Bit Offset.



**NOTE:** Although preset to \$00FF, the location of the stack is arbitrary and may be relocated by the user to anywhere that random-access memory (RAM) resides within the memory map. Moving the SP out of page 0 (\$0000 to \$00FF) will free up address space, which may be accessed using the efficient direct addressing mode.

#### 2.3.4 Program Counter

The program counter (PC) shown in **Figure 2-5** is a 16-bit register that contains the address of the next instruction or operand to be fetched.

Normally, the address in the program counter automatically increments to the next sequential memory location every time an instruction or operand is fetched. Jump, branch, and interrupt operations load the program counter with an address other than that of the next sequential location.

During reset, the PC is loaded with the contents of the reset vector located at \$FFFE and \$FFFF. This represents the address of the first instruction to be executed after the reset state is exited.



Figure 2-5. Program Counter (PC)

#### 2.3.5 Condition Code Register

The 8-bit condition code register (CCR) shown in **Figure 2-6** contains the interrupt mask and five flags that indicate the results of the instruction just executed. Bits five and six are permanently set to logic 1.



#### Figure 2-6. Condition Code Register (CCR)

V — Overflow Flag

The CPU sets the overflow flag when a two's complement overflow occurs as a result of an operation. The overflow flag bit is utilized by the signed branch instructions:

Branch if greater than, BGT Branch if greater than or equal to, BGE Branch if less than or equal to, BLE Branch if less than, BLT

This bit is set by these instructions, although its resulting value holds no meaning:

- Arithmetic shift left, ASL Arithmetic shift right, ASR Logical shift left, LSL Logical shift right, LSR Rotate left through carry, ROL Rotate right through carry, ROR
- H Half-Carry Flag

The CPU sets the half-carry flag when a carry occurs between bits 3 and 4 of the accumulator during an add-without-carry (ADD) or add-with-carry (ADC) operation. The half-carry flag is required for

**Reference Manual** 

CPU08 — Rev. 3.0

binary-coded (BCD) arithmetic operations. The decimal adjust accumulator (DAA) instruction uses the state of the H and C flags to determine the appropriate correction factor.

I — Interrupt Mask

When the interrupt mask is set, all interrupts are disabled. Interrupts are enabled when the interrupt mask is cleared. When an interrupt occurs, the interrupt mask is automatically set after the CPU registers are saved on the stack, but before the interrupt vector is fetched.

**NOTE:** To maintain M6805 compatibility, the H register is not stacked automatically. If the interrupt service routine uses X (and H is not clear), then the user must stack and unstack H using the push H (index register high) onto stack (PSHH) and pull H (index register high) from stack (PULH) instructions within the interrupt service routine.

If an interrupt occurs while the interrupt mask is set, the interrupt is latched. Interrupts in order of priority are serviced as soon as the I bit is cleared.

A return-from-interrupt (RTI) instruction pulls the CPU registers from the stack, restoring the interrupt mask to its cleared state. After any reset, the interrupt mask is set and can only be cleared by a software instruction. See **Section 3. Resets and Interrupts**.

N — Negative Flag

The CPU sets the negative flag when an arithmetic operation, logical operation, or data manipulation produces a negative result.

Z — Zero Flag

The CPU sets the zero flag when an arithmetic operation, logical operation, or data manipulation produces a result of \$00.

C — Carry/Borrow Flag

The CPU sets the carry/borrow flag when an addition operation produces a carry out of bit 7 of the accumulator or when a subtraction operation requires a borrow. Some logical operations and data manipulation instructions also clear or set the carry/borrow flag (as in bit test and branch instructions and shifts and rotates).

CPU08 — Rev. 3.0

### 2.4 CPU08 Functional Description

This subsection is an overview of the architecture of the M68HC08 CPU with functional descriptions of the major blocks of the CPU.

The CPU08, as shown in Figure 2-7, is divided into two main blocks:

- Control unit
- Execution unit

The control unit contains a finite state machine along with miscellaneous control and timing logic. The outputs of this block drive the execution unit, which contains the arithmetic logic unit (ALU), registers, and bus interface.



Figure 2-7. CPU08 Block Diagram

#### 2.4.1 Internal Timing

The CPU08 derives its timing from a 4-phase clock, each phase identified as either T1, T2, T3, or T4. A CPU bus cycle consists of one clock pulse from each phase, as shown in **Figure 2-8**. To simplify subsequent diagrams, the T clocks have been combined into a single signal called the CPU clock. The start of a CPU cycle is defined as the leading edge of T1, though the address associated with this cycle does not drive the address bus until T3. Note that the new address leads the associated data by one-half of a bus cycle.

For example, the data read associated with a new PC value generated in T1/T2 of cycle 1 in Figure 2-8 would not be read into the control unit until T2 of the next cycle.



Figure 2-8. Internal Timing Detail

#### 2.4.2 Control Unit

The control unit consists of:

- Sequencer
- Control store
- Random control logic

These blocks make up a finite state machine, which generates all the controls for the execution unit.

The sequencer provides the next state of the machine to the control store based on the contents of the instruction register (IR) and the current state of the machine. The control store is strobed (enabled) when the next state input is stable, producing an output that represents the decoded next state condition for the execution unit (EU). This result, with the help of some random logic, is used to generate the control signals that configure the execution unit. The random logic selects the appropriate signals and adds timing to the outputs of the control store. The control unit fires once per bus cycle but runs almost a full cycle ahead of the execution unit to decode and generate all the controls for the next cycle. The sequential nature of the machine is shown in **Figure 2-9**.

The sequencer also contains and controls the opcode lookahead register, which is used to prefetch the next sequential instruction. Timing of this operation is discussed in **2.4.4 Instruction Execution.** 



Figure 2-9. Control Unit Timing

#### 2.4.3 Execution Unit

The execution unit (EU) contains all the registers, the arithmetic logic unit (ALU), and the bus interface. Once per bus cycle a new address is computed by passing selected register values along the internal address buses to the address buffers. Note that the new address leads the associated data by one half of a bus cycle. The execution unit also contains some special function logic for unusual instructions such as DAA, unsigned multiply (MUL), and divide (DIV).

#### 2.4.4 Instruction Execution

Each instruction has defined execution boundaries and executes in a finite number of T1-T2-T3-T4 cycles. All instructions are responsible for fetching the next opcode into the opcode lookahead register at some time during execution. The opcode lookahead register is copied into the instruction register during the last cycle of an instruction. This new instruction begins executing during the T1 clock after it has been loaded into the instruction register.

CPU08 — Rev. 3.0

Note that all instructions are also responsible for incrementing the PC after the next instruction prefetch is under way. Therefore, when an instruction finishes (that is, at an instruction boundary), the PC will be pointing to the byte **following** the opcode fetched by the instruction. An example sequence of instructions concerning address and data bus activity with respect to instruction boundaries is shown in **Figure 2-10**.

A signal from the control unit, OPCODE LOOKAHEAD, indicates the cycle when the next opcode is fetched. Another control signal, LASTBOX, indicates the last cycle of the currently executing instruction. In most cases, OPCODE LOOKAHEAD and LASTBOX are active at the same time. For some instructions, however, the OPCODE LOOKAHEAD signal is asserted earlier in the instruction and the next opcode is prefetched and held in the lookahead register until the end of the currently executing instruction.

In the instruction boundaries example (Figure 2-10) the OPCODE LOOKAHEAD and LASTBOX are asserted simultaneously during TAX and increment INCX execution, but the load accumulator from memory (LDA) indexed with 8-bit offset instruction prefetches the next opcode before the last cycle. Refer to Figure 2-11. The boldface instructions in Figure 2-10 are illustrated in Figure 2-11.

				ORG	\$50			
				FCB	\$12	\$34	\$56	
				ORG	\$100			
0100	A6	50		LDA	#\$50		;A = \$50	PC=\$0103
0102	97			TAX			;A -> X	PC=\$0104
0103	e6	02		LDA	2,X		;[X+2] -> A	PC=\$0106
0105	5c			INCX			;X = X+1	PC=\$0107
0106	c7	80	00	STA	\$8000	C	;A -> \$8000	PC=\$010A

Figure 2-10. Instruction Boundaries

	OPCODE LOOKAHEAD/DECC LDA INSTRUCTION	DDE	OPCODE LOOKAHEAD INCX INSTRUCTION	DECODE IN INSTRUCTI	ICX ON
CPU CLOCK	T1 T2 T3 T4 T1	T2 T3 T4	T1 T2 T3	T4 T1 T2	T3 T4
OPCODE LOOKAHEAD REGISTER	TAX OPCODE	LDA OPCODE	Χ	INCX OP	CODE
LASTBOX					
OPCODE LOOKAHEAD					
IR/CONTROL UNIT STATE INPUT	TAX STATE 1 LDA STATE	1 LDA S	TATE 2	DA STATE 3	INCX STATE 1
CONTROL UNIT STROBE	LDA CYCLE 1 STROBE	LDA 2 S		LDA CYCLE 3 STROBE	
CONTROL UNIT - OUTPUT TO EXECUTION UNIT -	TAX EU CONTROL	LDA CYCLE 1 EU CONTROL	LDA CYCLE 2 EU CONTROL	LDA CYC EU CON	CLE 3
INTERNAL ADDRESS BUS	LDA OPCODE PREFETCH LDA OFFSET FE \$0103 \$0104		DE PREFETCH LDA O	PERAND READ	STA OPCODE PREFETCH \$0106
INTERNAL DATA BUS	LDA OPCODE	\$02	INCX OPCODE	\$56	
INSTRUCTION EXECUTION BOUNDABLES	TAX		LDA		

Figure 2-11. Instruction Execution Timing Diagram

CPU08 — Rev. 3.0

\_
# **Section 3. Resets and Interrupts**

# 3.1 Contents

3.2	Introduction
3.3	Elements of Reset and Interrupt Processing
3.3.1	Recognition
3.3.2	Stacking
3.3.3	Arbitration
3.3.4	Masking
3.3.5	Returning to Calling Program
3.4	Reset Processing
3.4.1	Initial Conditions Established47
3.4.2	CPU
3.4.3	Operating Mode Selection47
3.4.4	Reset Sources
3.4.5	External Reset
3.4.6	Active Reset from an Internal Source
3.5	Interrupt Processing49
3.5.1	Interrupt Sources and Priority
3.5.2	Interrupts in Stop and Wait Modes
3.5.3	Nesting of Multiple Interrupts
3.5.4	Allocating Scratch Space on the Stack

## 3.2 Introduction

The CPU08 in a microcontroller executes instructions sequentially. In many applications it is necessary to execute sets of instructions in response to requests from various peripheral devices. These requests are often asynchronous to the execution of the main program. Resets and interrupts are both types of CPU08 exceptions. Entry to the appropriate service routine is called exception processing.

Reset is required to initialize the device into a known state, including loading the program counter (PC) with the address of the first instruction. Reset and interrupt operations share the common concept of vector fetching to force a new starting point for further CPU08 operations.

Interrupts provide a way to suspend normal program execution temporarily so that the CPU08 can be freed to service these requests. The CPU08 can process up to 128 separate interrupt sources including a software interrupt (SWI).

On-chip peripheral systems generate maskable interrupts that are recognized only if the global interrupt mask bit (I bit) in the condition code register is clear (reset is non-maskable). Maskable interrupts are prioritized according to a default arrangement. (See **Table 3-2** and **3.5.1 Interrupt Sources and Priority**.) When interrupt conditions occur in an on-chip peripheral system, an interrupt status flag is set to indicate the condition. When the user's program has properly responded to this interrupt request, the status flag must be cleared.

**Reference Manual** 

CPU08 — Rev. 3.0

# 3.3 Elements of Reset and Interrupt Processing

Reset and interrupt processing is handled in discrete, though sometimes concurrent, tasks. It is comprised of interrupt recognition, arbitration (evaluating interrupt priority), stacking of the machine state, and fetching of the appropriate vector. Interrupt processing for a reset is comprised of recognition and a fetch of the reset vector only. These tasks, together with interrupt masking and returning from a service routine, are discussed in this subsection.

## 3.3.1 Recognition

Reset recognition is asynchronous and is recognized when asserted. Internal resets are asynchronous with instruction execution except for illegal opcode and illegal address, which are inherently instruction-synchronized. Exiting the reset state is always synchronous.

All pending interrupts are recognized by the CPU08 during the last cycle of each instruction. Interrupts that occur during the last cycle will not be recognized by the CPU08 until the last cycle of the following instruction. Instruction execution cannot be suspended to service an interrupt, and so interrupt latency calculations must include the execution time of the longest instruction that could be encountered.

When an interrupt is recognized, an SWI opcode is forced into the instruction register in place of what would have been the next instruction. (When using the CPU08 with the direct memory access (DMA) module, the DMA can suspend instruction operation to service the peripheral.)

Because of the opcode "lookahead" prefetch mechanism, at instruction boundaries the program counter (PC) always points to the address of the next instruction to be executed plus one. The presence of an interrupt is used to modify the SWI flow such that instead of stacking this PC value, the PC is decremented before being stacked. After interrupt servicing is complete, the return-from-interrupt (RTI) instruction will unstack the adjusted PC and use it to prefetch the next instruction again. After SWI interrupt servicing is complete, the RTI instruction then fetches the instruction following the SWI.

### 3.3.2 Stacking

To maintain object code compatibility, the M68HC08 interrupt stack frame is identical to that of the M6805 Family, as shown in **Figure 3-1**. Registers are stacked in the order of PC, X, A, and CCR. They are unstacked in reverse order. Note that the condition code register (CCR) I bit (internal mask) is not set until after the CCR is stacked during cycle 6 of the interrupt stacking procedure. The stack pointer always points to the next available (empty) stack location.



1. High byte (H) of index register is not stacked.

Figure 3-1. Interrupt Stack Frame

**NOTE:** To maintain compatibility with the M6805 Family, H (the high byte of the index register) is not stacked during interrupt processing. If the interrupt service routine modifies H or uses the indexed addressing mode, it is the user's responsibility to save and restore it prior to returning. See **Figure 3-2**.

```
IRQINT PSHH
|
|Interrupt service routine
|
|
PULH
RTI
```

Figure 3-2. H Register Storage

### 3.3.3 Arbitration

All reset sources always have equal and highest priority and cannot be arbitrated. Interrupts are latched, and arbitration is performed in the system integration module (SIM) at the start of interrupt processing. The arbitration result is a constant that the CPU08 uses to determine which vector to fetch. Once an interrupt is latched by the SIM, no other interrupt may take precedence, regardless of priority, until the latched interrupt is serviced (or the I bit is cleared). See Figure 3-3.

# **Resets and Interrupts**





# Figure 3-3. Interrupt Processing Flow and Timing

## 3.3.4 Masking

Reset is non-maskable. All other interrupts can be enabled or disabled by the I mask bit in the CCR or by local mask bits in the peripheral control registers. The I bit may also be modified by execution of the set interrupt mask bit (SEI), clear interrupt mask bit (CLI), or transfer accumulator to condition code register (TAP) instructions. The I bit is modified in the first cycle of each instruction (these are all 2-cycle instructions). The I bit is also set during interrupt processing (see **3.3.1 Recognition**) and is cleared during the second cycle of the RTI instruction when the CCR is unstacked, provided that the stacked CCR I bit is not modified at the interrupt service routine. (See **3.3.5 Returning to Calling Program**.)

In all cases where the I bit can be modified, it is modified at least one cycle prior to the last cycle of the instruction or operation, which guarantees that the new I-bit state will be effective prior to execution of the next instruction. For example, if an interrupt is recognized during the CLI instruction, the load accumulator from memory (LDA) instruction will not be executed before the interrupt is serviced. See **Figure 3-4**.





If an interrupt is pending upon exit from the original interrupt service routine, it will also be serviced before the LDA instruction is executed. Note that the LDA opcode is prefetched by both the INT1 and INT2 RTI instructions. However, in the case of the INT1 RTI prefetch, this is a redundant operation. See Figure 3-5.



Figure 3-5. Interrupt Recognition Example 2

Similarly, in **Figure 3-6**, if an interrupt is recognized during the CLI instruction, it will be serviced before the SEI instruction sets the I bit in the CCR.





### 3.3.5 Returning to Calling Program

When an interrupt has been serviced, the RTI instruction terminates interrupt processing and returns to the program that was running at the time of the interrupt. In servicing the interrupt, some or all of the CPU08 registers will have changed. To continue the former program as though uninterrupted, the registers must be restored to the values present at the time the former program was interrupted. The RTI instruction takes care of this by pulling (loading) the saved register values from the stack memory. The last value to be pulled from the stack is the program counter, which causes processing to resume at the point where it was interrupted.

Unstacking the CCR generally clears the I bit, which is cleared during the second cycle of the RTI instruction.

**NOTE:** Since the return I bit state comes from the stacked CCR, the user, by setting the I bit in the stacked CCR, can block all subsequent interrupts pending or otherwise, regardless of priority, from within an interrupt service routine.

LDA	#\$08
ORA	1,SP
STA	1,SP
RTI	

This capability can be useful in handling a transient situation where the interrupt handler detects that the background program is temporarily unable to cope with the interrupt load and needs some time to recover. At an appropriate juncture, the background program would reinstate interrupts after it has recovered.

# 3.4 Reset Processing

Reset forces the microcontroller unit (MCU) to assume a set of initial conditions and to begin executing instructions from a predetermined starting address. For the M68HC08 Family, reset assertion is asynchronous with instruction execution, and so the initial conditions can be assumed to take effect almost immediately after applying an active low level to the reset pin, regardless of whether the clock has started. Internally, reset is a clocked process, and so reset negation is synchronous with an internal clock, as shown in **Figure 3-7**, which shows the internal timing for exiting a pin reset.



Figure 3-7. Exiting Reset

The reset system is able to actively pull down the reset output if reset-causing conditions are detected by internal systems. This feature can be used to reset external peripherals or other slave MCU devices.

### 3.4.1 Initial Conditions Established

Once the reset condition is recognized, internal registers and control bits are forced to an initial state. These initial states are described throughout this manual. These initial states in turn control on-chip peripheral systems to force them to known startup states. Most of the initial conditions are independent of the operating mode. This subsection summarizes the initial conditions of the CPU08 and input/output (I/O) as they leave reset.

### 3.4.2 CPU

After reset the CPU08 fetches the reset vector from locations \$FFFE and \$FFFF (when in monitor mode, the reset vector is fetched from \$FEFE and \$FEFF), loads the vector into the PC, and begins executing instructions. The stack pointer is loaded with \$00FF. The H register is cleared to provide compatibility for existing M6805 object code. All other CPU08 registers are indeterminate immediately after reset; however, the I interrupt mask bit in the condition code register is set to mask any interrupts, and the STOP and WAIT latches are both cleared.

### 3.4.3 Operating Mode Selection

The CPU08 has two modes of operation useful to the user:

- User mode
- Monitor mode

The monitor mode is the same as user mode except that alternate vectors are used by forcing address bit A8 to 0 instead of 1. The reset vector is therefore fetched from addresses \$FEFE and FEFF instead of FFFE and FFFF. This offset allows the CPU08 to execute code from the internal monitor firmware instead of the user code. (Refer to the appropriate technical data manual for specific information regarding the internal monitor description.)

The mode of operation is latched on the rising edge of the reset pin. The monitor mode is selected by connecting two port lines to  $V_{SS}$  and applying an over-voltage of approximately 2 x  $V_{DD}$  to the IRQ1 pin concurrent with the rising edge of reset (see Table 3-1). Port allocation varies from port to port.

IRQ1 Pin	Port x	Port y	Mode
$\leq V_{DD}$	Х	Х	User
$2 \times V_{DD}$	1	0	Monitor

Table 3-1. Mode Selection

### 3.4.4 Reset Sources

The system integration module (SIM) has master reset control and may include, depending on device implementation, any of these typical reset sources:

- External reset (RESET pin)
- Power-on reset (POR) circuit
- COP watchdog
- Illegal opcode reset
- Illegal address reset
- Low voltage inhibit (LVI) reset

A reset immediately stops execution of the current instruction. All resets produce the vector \$FFFE/\$FFFF and assert the internal reset signal. The internal reset causes all registers to return to their default values and all modules to return to their reset state.

### 3.4.5 External Reset

A logic 0 applied to the RESET pin asserts the internal reset signal, which halts all processing on the chip. The CPU08 and peripherals are reset.

### 3.4.6 Active Reset from an Internal Source

All internal reset sources actively pull down the RESET pin to allow the resetting of external peripherals. The RESET pin will be pulled down for 16 bus clock cycles; the internal reset signal will continue to be asserted for an additional 16 cycles after that. If the RESET pin is still low at the the end of the second 16 cycles, then an external reset has occurred. If the pin is high, the appropriate bit will be set to indicate the source of the reset.

The active reset feature allows the part to issue a reset to peripherals and other chips within a system built around an M68HC08 MCU.

## 3.5 Interrupt Processing

The group of instructions executed in response to an interrupt is called an interrupt service routine. These routines are much like subroutines except that they are called through the automatic hardware interrupt mechanism rather than by a subroutine call instruction, and all CPU08 registers, except the H register, are saved on the stack. Refer to the description of the interrupt mask (I) found in **2.3.5 Condition Code Register**.

An interrupt (provided it is enabled) causes normal program flow to be suspended as soon as the currently executing instruction finishes. The interrupt logic then pushes the contents of all CPU08 registers onto the stack, except the H register, so that the CPU08 contents can be restored after the interrupt is finished. After stacking the CPU08 registers, the vector for the highest priority pending interrupt source is loaded into the program counter and execution continues with the first instruction of the interrupt service routine.

## **Resets and Interrupts**

An interrupt is concluded with a return-from-interrupt (RTI) instruction, which causes all CPU08 registers and the return address to be recovered from the stack, so that the interrupted program can resume as if there had been no interruption.

Interrupts can be enabled or disabled by the mask bit (I bit) in the condition code register and by local enable mask bits in the on-chip peripheral control registers. The interrupt mask bits in the CCR provide a means of controlling the nesting of interrupts.

In rare cases it may be useful to allow an interrupt routine to be interrupted (see **3.5.3 Nesting of Multiple Interrupts**). However, nesting is discouraged because it greatly complicates a system and rarely improves system performance.

By default, the interrupt structure inhibits interrupts during the interrupt entry sequence by setting the interrupt mask bit(s) in the CCR. As the CCR is recovered from the stack during the return from interrupt, the condition code bits return to the enabled state so that additional interrupts can be serviced.

Upon reset, the I bit is set to inhibit all interrupts. After minimum system initialization, software may clear the I bit by a TAP or CLI instruction, thus enabling interrupts.

CPU08 — Rev. 3.0

### 3.5.1 Interrupt Sources and Priority

The CPU08 can have 128 separate vectors including reset and software interrupt (SWI), which leaves 126 inputs for independent interrupt sources. See **Table 3-2**.

### **NOTE:** Not all CPU08 versions use all available interrupt vectors.

Address	Reset	Priority
FFFE	Reset	1
FFFC	SWI	2
FFFA	IREQ[0]	3
:	:	:
FF02	IREQ[124]	127
FF00	IREQ[125]	128

Table 3-2. M68HC08 Vectors

When the system integration module (SIM) receives an interrupt request, processing begins at the next instruction boundary. The SIM performs the priority decoding necessary if more than one interrupt source is active at the same time. Also, the SIM encodes the highest priority interrupt request into a constant that the CPU08 uses to generate the corresponding interrupt vector.

**NOTE:** The interrupt source priority for any specific module may not always be the same in different M68HC08 versions. For details about the priority assigned to interrupt sources in a specific M68HC08 device, refer to the SIM section of the technical data manual written for that device.

As an instruction, SWI has the highest priority other than reset; once the SWI opcode is fetched, no other interrupt can be honored until the SWI vector has been fetched.

### 3.5.2 Interrupts in Stop and Wait Modes

In wait mode the CPU clocks are disabled, but other module clocks remain active. A module that is active during wait mode can wake the CPU08 by an interrupt if the interrupt is enabled. Processing of the interrupt begins immediately.

In stop mode, the system clocks do not run. The system control module inputs are conditioned so that they can be asynchronous. A particular module can wake the part from stop mode with an interrupt provided that the module has been designed to do so.

### 3.5.3 Nesting of Multiple Interrupts

Under normal circumstances, CPU08 interrupt processing arbitrates multiple pending interrupts, selects the highest, and leaves the rest pending. The I bit in the CCR is also set, preventing nesting of interrupts. While an interrupt is being serviced, it effectively becomes the highest priority task for the system. When servicing is complete, the assigned interrupt priority is re-established.

In certain systems where, for example, a low priority interrupt contains a long interrupt service routine, it may not be desirable to lock out all higher priority interrupts while the low priority interrupt executes. Although not generally advisable, controlled nesting of interrupts can be used to solve problems of this nature.

If nesting of interrupts is desired, the interrupt mask bit(s) must be cleared after entering the interrupt service routine. Care must be taken to specifically mask (disable) the present interrupt with a local enable mask bit or clear the interrupt source flag before clearing the mask bit in the CCR. Failure to do so will cause the same source to immediately interrupt, which will rapidly consume all available stack space.

### 3.5.4 Allocating Scratch Space on the Stack

In some systems, it is useful to allocate local variable or scratch space on the stack for use by the interrupt service routine. Temporary storage can also be obtained using the push (PSH) and pull (PUL) instructions; however, the last-in-first-out (LIFO) structure of the stack makes this impractical for more than one or two bytes. The CPU08 features the 16-bit add immediate value (signed) to stack pointer (AIS) instruction to allocate space. The stack pointer indexing instructions can then be used to access this data space, as demonstrated in this example.

IRQINT	PSHH AIS STA	#-16 3,SP	;Save H register ;Allocate 16 bytes of local storage ;Store a value in the second byte ;of local space
* Note: * * *	The sta empty s by 0,SP program within •	ck pointe tack loca should t mer can <u>c</u> the inter	er must always point to the next ation. The location addressed therefore never be used unless the guarantee no subroutine calls from erupt service routine.
	• LDA •	3,SP	;Read the value at a later time
	• AIS PULH RTI	#16	;Clean up stack ;Restore H register ;Return
* Note: * * *	Subroutine calls alter the offset from the SP to the local variable data space because of the stacked return address. If the user wishes to access this data space from subroutines called from within the interrupt service routine, then the offsets should be adjusted by +2 bytes for each		
*	level o	f subrout	ine nesting.

Reference Manual

CPU08 — Rev. 3.0

\_

# **Section 4. Addressing Modes**

# 4.1 Contents

4.2 I	ntroduction
4.3 A	Addressing Modes
4.3.1	Inherent
4.3.2	Immediate
4.3.3	Direct
4.3.4	Extended
4.3.5	Indexed, No Offset65
4.3.6	Indexed, 8-Bit Offset
4.3.7	Indexed, 16-Bit Offset
4.3.8	Stack Pointer, 8-Bit Offset68
4.3.9	Stack Pointer, 16-Bit Offset
4.3.10	Relative
4.3.11	Memory-to-Memory Immediate to Direct
4.3.12	Memory-to-Memory Direct to Direct
4.3.13	Memory-to-Memory Indexed to Direct
	with Post Increment74
4.3.14	Memory-to-Memory Direct to Indexed
	with Post Increment
4.3.15	Indexed with Post Increment
4.3.16	Indexed, 8-Bit Offset with Post Increment
4.4 I	nstruction Set Summary79
4.5 (	Opcode Map

# 4.2 Introduction

This section describes the addressing modes of the M68HC08 central processor unit (CPU).

CPU08 -	– Rev. 3.0
---------	------------

# 4.3 Addressing Modes

The CPU08 uses 16 addressing modes for flexibility in accessing data. These addressing modes define how the CPU finds the data required to execute an instruction.

The 16 addressing modes are:

- Inherent
- Immediate
- Direct
- Extended
- Indexed, no offset
- Indexed, 8-bit offset
- Indexed, 16-bit offset
- Stack pointer, 8-bit offset
- Stack pointer, 16-bit offset
- Relative
- Memory-to-memory (four modes):
  - Immediate to direct
  - Direct to direct
  - Indexed to direct with post increment
  - Direct to indexed with post increment
- Indexed with post increment
- Indexed, 8-bit offset with post increment

### 4.3.1 Inherent

Inherent instructions have no operand fetch associated with the instruction, such as decimal adjust accumulator (DAA), clear index high (CLRH), and divide (DIV). Some of the inherent instructions act on data in the CPU registers, such as clear accumulator (CLRA), and transfer condition code register to the accumulator (TPA). Inherent instructions require no memory address, and most are one byte long. Table 4-1 lists the instructions that use inherent addressing.

The assembly language statements shown here are examples of the inherent addressing mode. In the code example and throughout this section, **bold** typeface instructions are examples of the specific addressing mode being discussed; a pound sign (#) before a number indicates an immediate operand. The default base is decimal. Hexadecimal numbers are represented by a dollar sign (\$) preceding the number. Some assemblers use hexadecimal as the default numbering system. Refer to the documentation for the particular assembler to determine the proper syntax.

Machine Code	Label	Operation	Operand	Comments
A657	EX_1	LDA	#\$57	;A = \$57
AB45		ADD	#\$45	;A = \$9C
72		DAA		;A = \$02 w/carry
				;bit set $\equiv$ \$102
A614	EX_2	LDA	#20	;LS dividend in A
8C		CLRH		;Clear MS dividend
AE03		LDX	#3	;Divisor in X
52		DIV		;(H:A)/X→A=06,H=02
A630	EX_3	LDA	#\$30	;A = \$30
87		PSHA		;Push \$30 on stack and ;decrement stack ;pointer by 1

Instruction	Mnemonic
Arithmetic Shift Left	ASLA, ASLX
Arithmetic Shift Right	ASRA, ASRX
Clear Carry Bit	CLC
Clear Interrupt Mask	CLI
Clear	CLRA, CLRX
Clear H (Index Register High)	CLRH
Complement	COMA, COMX
Decimal Adjust Accumulator	DAA
Decrement Accumulator, Branch if Not Equal (\$00)	DBNZA
Decrement X (Index Register Low), Branch if Not Equal (\$00)	DBNZX
Decrement	DECA, DECX
Divide (Integer 16-Bit by 8-Bit Divide)	DIV
Increment	INCA, INCX
Logical Shift Left	LSLA, LSLX
Logical Shift Right	LSRA, LSRX
Multiply	MUL
Negate	NEGA, NEGX
Nibble Swap Accumulator	NSA
No Operation	NOP
Push Accumulator onto Stack	PSHA
Push H (Index Register High) onto Stack	PSHH
Push X (Index Register Low) onto Stack	PSHX
Pull Accumulator from Stack	PULA
Pull H (Index Register High) from Stack	PULH
Pull X (Index Register Low) from Stack	PULX
Rotate Left through Carry	ROLA, ROLX
Rotate Right through Carry	RORA, RORX
Reset Stack Pointer to \$00FF	RSP
Return from Interrupt	RTI
Return from Subroutine	RTS
Set Carry Bit	SEC
Set Interrupt Mask	SEI

# Table 4-1. Inherent Addressing Instructions

**Reference Manual** 

CPU08 — Rev. 3.0

\_

Instruction	Mnemonic
Enable IRQ and Stop Oscillator	STOP
Software Interrupt	SWI
Transfer Accumulator to Condition Code Register	TAP
Transfer Accumulator to X (Index Register Low)	TAX
Transfer Condition Code Register to Accumulator	TPA
Test for Negative or Zero	TSTA, TSTX
Transfer Stack Pointer to Index Register (H:X)	TSX
Transfer X (Index Register Low) to Accumulator	ТХА
Transfer Index Register (H:X) to Stack Pointer	TXS
Enable Interrupts and Halt CPU	WAIT

### 4.3.2 Immediate

The operand in immediate instructions is contained in the bytes immediately following the opcode. The byte or bytes that follow the opcode are the value of the statement rather than the address of the value. In this case, the effective address of the instruction is specified by the # sign and implicitly points to the byte following the opcode. The immediate value is limited to either one or two bytes, depending on the size of the register involved in the instruction. **Table 4-2** lists the instructions that use immediate addressing.

Immediate instructions associated with the index register (H:X) are 3-byte instructions: one byte for the opcode, two bytes for the immediate data byte.

The example code shown here contains two immediate instructions: AIX (add immediate to H:X) and CPHX (compare H:X with immediate value). H:X is first cleared and then incremented by one until it contains \$FFFF. Once the condition specified by the CPHX becomes true, the program branches to START, and the process is repeated indefinitely.

Label	Operation	Operand	Comments
START	CLRX		i X = 0
	CLRH		;H = 0
TAG	AIX	#1	;(H:X) = (H:X) + 1
	СРНХ	#\$FFFF	;Compare (H:X) to ;\$FFFF
	BNE	TAG	;Loop until equal
	BRA	START	;Start over
	<b>Label</b> START TAG	LabelOperationSTARTCLRX CLRH AIX CPHXTAGAIX BNE BRA	LabelOperationOperandSTARTCLRX CLRH*********************************

Instruction	Mnemonic
Add with Carry Immediate Value to Accumulator	ADC
Add Immediate Value to Accumulator	ADD
Add Immediate Value (Signed) to Stack Pointer	AIS
Add Immediate Value (Signed) to Index Register (H:X)	AIX
Logical AND Immediate Value with Accumulator	AND
Bit Test Immediate Value with Accumulator	BIT
Compare A with Immediate and Branch if Equal	CBEQA
Compare X (Index Register Low) with Immediate and Branch if Equal	CBEQX
Compare Accumulator with Immediate Value	CMP
Compare Index Register (H:X) with Immediate Value	CPHX
Compare X (Index Register Low) with Immediate Value	CPX
Exclusive OR Immediate Value with Accumulator	EOR
Load Accumulator from Immediate Value	LDA
Load Index Register (H:X) with Immediate Value	LDHX
Load X (Index Register Low) from Immediate Value	LDX
Inclusive OR Immediate Value	ORA
Subtract with Carry Immediate Value	SBC
Subtract Immediate Value	SUB

### 4.3.3 Direct

Most direct instructions can access any of the first 256 memory addresses with only two bytes. The first byte is the opcode, and the second is the low byte of the operand address. The high-order byte of the effective address is assumed to be \$00 and is not included as an instruction byte (saving program memory space and execution time). The use of direct addressing mode is therefore limited to operands in the \$0000–\$00FF area of memory (called the direct page or page 0).

Direct addressing instructions take one less byte of program memory space than the equivalent instructions using extended addressing. By eliminating the additional memory access, the execution time is reduced by one cycle. In the course of a long program, this savings can be substantial. Most microcontroller units place some if not all random-access memory (RAM) in the \$0000–\$00FF area; this allows the designer to assign these locations to frequently referenced data variables, thus saving execution time.

BRSET and BRCLR are 3-byte instructions that use direct addressing to access the operand and relative addressing to specify a branch destination.

CPHX, STHX, and LDHX are 2-byte instructions that fetch a 16-bit operand. The most significant byte comes from the direct address; the least significant byte comes from the direct address + 1.

 Table 4-3 lists the instructions that use direct addressing.

This example code contains two direct addressing mode instructions: STHX (store H:X in memory) and CPHX (compare H:X with memory). The first STHX instruction initializes RAM storage location TEMP to zero, and the second STHX instruction loads TEMP with \$5555. The CPHX instruction compares the value in H:X with the value of RAM:(RAM + 1).

Machine Code	Label	Operation	Operand	Comments
	RAM	EQU	\$50	;RAM equate
	ROM	EQU	\$6E00	;ROM equate
		ORG	\$RAM	;Beginning of RAM
	TEMP	RMB	2	;Reserve 2 bytes
		ORG	\$ROM	;Beginning of ROM
5F	START	CLRX		; X = 0
8C		CLRH		;H = 0
3550		STHX	TEMP	;H:X=0 > temp
455555		LDHX	#\$5555	;Load H:X with \$5555
3550		STHX	TEMP	;Temp=\$5555
7550	BAD_PART	CPHX	RAM	;RAM=temp
26FC		BNE	BAD_PART	;RAM=temp will be
				;same unless something
0071		221		is very wrong!
20F1		BRA	START	;Do it again

In this example, RAM:(RAM + 1) = TEMP = \$50:\$51 = \$5555.

# Table 4-3. Direct Addressing Instructions

Instruction	Mnemonic
Add Memory and Carry to Accumulator	ADC
Add Memory and Accumulator	ADD
Logical AND of Memory and Accumulator	AND
Arithmetic Shift Left Memory	ASL <sup>(1)</sup>
Arithmetic Shift Right Memory	ASR
Clear Bit in Memory	BCLR
Bit Test Memory with Accumulator	BIT
Branch if Bit n in Memory Clear	BRCLR
Branch if Bit n in Memory Set	BRSET
Set Bit in Memory	BSET
Compare Direct with Accumulator and Branch if Equal	CBEQ
Clear Memory	CLR
Compare Accumulator with Memory	СМР
Complement Memory	СОМ
Compare Index Register (H:X) with Memory	СРНХ

**Reference Manual** 

CPU08 — Rev. 3.0

Instruction	Mnemonic
Compare X (Index Register Low) with Memory	СРХ
Decrement Memory and Branch if Not Equal (\$00)	DBNZ
Decrement Memory	DEC
Exclusive OR Memory with Accumulator	EOR
Increment Memory	INC
Jump	JMP
Jump to Subroutine	JSR
Load Accumulator from Memory	LDA
Load Index Register (H:X) from Memory	LDHX
Load X (Index Register Low) from Memory	LDX
Logical Shift Left Memory	LSL <sup>(1)</sup>
Logical Shift Right Memory	LSR
Negate Memory	NEG
Inclusive OR Accumulator and Memory	ORA
Rotate Memory Left through Carry	ROL
Rotate Memory Right through Carry	ROR
Subtract Memory and Carry from Accumulator	SBC
Store Accumulator in Memory	STA
Store Index Register (H:X) in Memory	STHX
Store X (Index Register Low) in Memory	STX
Subtract Memory from Accumulator	SUB
Test Memory for Negative or Zero	TST

1. ASL = LSL

### 4.3.4 Extended

Extended instructions can access any address in a 64-Kbyte memory map. All extended instructions are three bytes long. The first byte is the opcode; the second and third bytes are the most significant and least significant bytes of the operand address. This addressing mode is selected when memory above the direct or zero page (\$0000–\$00FF) is accessed.

CPU08 — Rev. 3.0

When using most assemblers, the programmer does not need to specify whether an instruction is direct or extended. The assembler automatically selects the shortest form of the instruction. **Table 4-4** lists the instructions that use the extended addressing mode. An example of the extended addressing mode is shown here.

Machine Code	Label	Operation	Operand	Comments
		ORG	\$50	;Start at \$50
		FCB	\$FF	;\$50 = \$FF
5F		CLRX		
BE50		LDX	\$0050	;Load X direct
		ORG	\$6E00	;Start at \$6E00
		FCB	\$FF	;\$6E00 = \$FF
5F		CLRX		
CE6E00		LDX	\$6E00	;Load X extended

### Table 4-4. Extended Addressing Instructions

Instruction	Mnemonic
Add Memory and Carry to Accumulator	ADC
Add Memory and Accumulator	ADD
Logical AND of Memory and Accumulator	AND
Bit Test Memory with Accumulator	BIT
Compare Accumulator with Memory	CMP
Compare X (Index Register Low) with Memory	СРХ
Exclusive OR Memory with Accumulator	EOR
Jump	JMP
Jump to Subroutine	JSR
Load Accumulator from Memory	LDA
Load X (Index Register Low) from Memory	LDX
Inclusive OR Accumulator with Memory	ORA
Subtract Memory and Carry from Accumulator	SBC
Store Accumulator in Memory	STA
Store X (Index Register Low) in Memory	STX
Subtract Memory from Accumulator	SUB

#### **Reference Manual**

CPU08 — Rev. 3.0

### 4.3.5 Indexed, No Offset

Indexed instructions with no offset are 1-byte instructions that access data with variable addresses. X contains the low byte of the conditional address of the operand; H contains the high byte. Due to the addition of the H register, this addressing mode is not limited to the first 256 bytes of memory as in the M68HC05.

If none of the M68HC08 instructions that modify H are used (AIX; CBEQ (ix+); LDHX; MOV (dix+); MOV (ix+d); DIV; PULH; TSX), then the H value will be \$00, which ensures complete source code compatibility with M68HC05 Family instructions.

Indexed, no offset instructions can move a pointer through a table or hold the address of a frequently used RAM or input/output (I/O) location. **Table 4-5** lists instructions that use indexed, no offset addressing.

### 4.3.6 Indexed, 8-Bit Offset

Indexed, 8-bit offset instructions are 2-byte instructions that can access data with variable addresses. The CPU adds the unsigned bytes in H:X to the unsigned byte following the opcode. The sum is the effective address of the operand.

If none of the M68HC08 instructions that modify H are used (AIX; CBEQ (ix+); LDHX; MOV (dix+); MOV (ix+d); DIV; PULH; TSX), then the H value will be \$00, which ensures complete source code compatibility with the M68HC05 Family instructions.

Indexed, 8-bit offset instructions are useful in selecting the kth element in an n-element table. The table can begin anywhere and can extend as far as the address map allows. The k value would typically be in H:X, and the address of the beginning of the table would be in the byte following the opcode. Using H:X in this way, this addressing mode is limited to the first 256 addresses in memory. Tables can be located anywhere in the address map when H:X is used as the base address, and the byte following is the offset.

Table 4-5 lists the instructions that use indexed, 8-bit offset addressing.

CPU08 — Rev. 3.0

### 4.3.7 Indexed, 16-Bit Offset

Indexed, 16-bit offset instructions are 3-byte instructions that can access data with variable addresses at any location in memory. The CPU adds the unsigned contents of H:X to the 16-bit unsigned word formed by the two bytes following the opcode. The sum is the effective address of the operand. The first byte after the opcode is the most significant byte of the 16-bit offset; the second byte is the least significant byte of the offset.

As with direct and extended addressing, most assemblers determine the shortest form of indexed addressing. **Table 4-5** lists the instructions that use indexed, 16-bit offset addressing.

Indexed, 16-bit offset instructions are useful in selecting the kth element in an n-element table. The table can begin anywhere and can extend as far as the address map allows. The k value would typically be in H:X, and the address of the beginning of the table would be in the bytes following the opcode.

This example uses the JMP (unconditional jump) instruction to show the three different types of indexed addressing.

Machine Code	Label	Operation	Operand	Comments
FC		JMP	,x	;No offset ;Jump to address ;pointed to by H:X
ECFF		JMP	\$FF,X	<pre>;8-bit offset ;Jump to address ;pointed to by H:X + \$FF</pre>
DC10FF		JMP	\$10FF,X	<b>;16-bit offset</b> ;Jump to address ;pointed to by H:X + \$10FF

Instruction	Mnemonic	No Offset	8-Bit Offset	16-Bit Offset
Add Memory and Carry to Accumulator	ADC	~	>	~
Add Memory and Accumulator	ADD	~	~	~
Logical AND of Memory and Accumulator	AND	~	~	~
Arithmetic Shift Left Memory	ASL <sup>(1)</sup>	~	~	
Arithmetic Shift Right Memory	ASR	~	~	_
Bit Test Memory with Accumulator	BIT	~	~	~
Clear Memory	CLR	~	~	
Compare Accumulator with Memory	CMP	~	~	~
Complement Memory	COM	~	~	
Compare X (Index Register Low) with Memory	СРХ	~	~	~
Decrement Memory and Branch if Not Equal (\$00)	DBNZ	~	~	_
Decrement Memory	DEC	~	~	
Exclusive OR Memory with Accumulator	EOR	~	~	~
Increment Memory	INC	~	~	
Jump	JMP	~	~	~
Jump to Subroutine	JSR	~	~	~
Load Accumulator from Memory	LDA	~	~	~
Load X (Index Register Low) from Memory	LDX	~	~	~
Logical Shift Left Memory	LSL <sup>(1)</sup>	~	~	
Logical Shift Right Memory	LSR	~	~	_
Negate Memory	NEG	~	~	_
Inclusive OR Accumulator and Memory	ORA	~	~	~
Rotate Memory Left through Carry	ROL	~	~	_
Rotate Memory Right through Carry	ROR	~	~	_
Subtract Memory and Carry from Accumulator	SBC	~	~	~
Store Accumulator in Memory	STA	~	~	~
Store X (Index Register Low) in Memory	STX	~	~	~
Subtract Memory from Accumulator	SUB	~	~	~
Test Memory for Negative or Zero	TST	~	~	

## Table 4-5. Indexed Addressing Instructions

1. ASL = LSL

CPU08 — Rev. 3.0

### 4.3.8 Stack Pointer, 8-Bit Offset

Stack pointer, 8-bit offset instructions are 3-byte instructions that address operands in much the same way as indexed 8-bit offset instructions, only they add the 8-bit offset to the value of the stack pointer instead of the index register.

The stack pointer, 8-bit offset addressing mode permits easy access of data on the stack. The CPU adds the unsigned byte in the 16-bit stack pointer (SP) register to the unsigned byte following the opcode. The sum is the effective address of the operand.

If interrupts are disabled, this addressing mode allows the stack pointer to be used as a second "index" register. **Table 4-6** lists the instructions that can be used in the stack pointer, 8-bit offset addressing mode.

Stack pointer relative instructions require a pre-byte for access. Consequently, all SP relative instructions take one cycle longer than their index relative counterparts.

### 4.3.9 Stack Pointer, 16-Bit Offset

Stack pointer, 16-bit offset instructions are 4-byte instructions used to access data relative to the stack pointer with variable addresses at any location in memory. The CPU adds the unsigned contents of the 16-bit stack pointer register to the 16-bit unsigned word formed by the two bytes following the opcode. The sum is the effective address of the operand.

As with direct and extended addressing, most assemblers determine the shortest form of stack pointer addressing. Due to the pre-byte, stack pointer relative instructions take one cycle longer than their index relative counterparts. **Table 4-6** lists the instructions that can be used in the stack pointer, 16-bit offset addressing mode.

**Reference Manual** 

CPU08 — Rev. 3.0

Examples of the 8-bit and 16-bit offset stack pointer addressing modes are shown here. The first example stores the value of \$20 in location 10, SP = 10 + FF = 10F and then decrements that location until equal to zero. The second example loads the accumulator with the contents of memory location \$250, SP = 250 + FF = 34F.

Machine Code	Label	Operation	Operand	Comments
450100 94		LDHX TXS	#\$0100	;Reset stack pointer ;to \$00FF
A620		LDA	#\$20	;A = \$20
9EE710 9E6B10FC	LP	STA DBNZ	\$10,SP \$10,SP,LP	<pre>;Location \$10F = \$20 ;8-bit offset ;decrement the ;contents of \$10F ;until equal to zero</pre>
450100		LDHX	#\$0100	
94		TXS		<pre>;Reset stack pointer ;to \$00FF</pre>
9ED60250		LDA	\$0250,SP	<b>;16-bit offset</b> ;Load A with contents ;of \$34F

Stack pointer, 16-bit offset instructions are useful in selecting the kth element in an n-element table. The table can begin anywhere and can extend anywhere in memory. With this 4-byte instruction, the k value would typically be in the stack pointer register, and the address of the beginning of the table is located in the two bytes following the 2-byte opcode.

Instruction	Mnemonic	8-Bit Offset	16-Bit Offset
Add Memory and Carry to Accumulator	ADC	~	~
Add Memory and Accumulator	ADD	~	~
Logical AND of Memory and Accumulator	AND	~	✓
Arithmetic Shift Left Memory	ASL <sup>(1)</sup>	~	
Arithmetic Shift Right Memory	ASR	~	_
Bit Test Memory with Accumulator	BIT	~	~
Compare Direct with Accumulator and Branch if Equal	CBEQ	~	_
Clear Memory	CLR	~	_
Compare Accumulator with Memory	CMP	~	~
Complement Memory	COM	~	_
Compare X (Index Register Low) with Memory	CPX	~	~
Decrement Memory and Branch if Not Equal (\$00)	DBNZ	~	_
Decrement Memory	DEC	~	_
Exclusive OR Memory with Accumulator	EOR	~	~
Increment Memory	INC	~	_
Load Accumulator from Memory	LDA	~	~
Load X (Index Register Low) from Memory	LDX	~	~
Logical Shift Left Memory	LSL <sup>(1)</sup>	~	_
Logical Shift Right Memory	LSR	~	_
Negate Memory	NEG	~	_
Inclusive OR Accumulator and Memory	ORA	~	~
Rotate Memory Left through Carry	ROL	~	
Rotate Memory Right through Carry	ROR	~	_
Subtract Memory and Carry from Memory	SBC	~	✓
Store Accumulator in Memory	STA	~	✓
Store X (Index Register Low) in Memory	STX	~	✓
Subtract Memory from Accumulator	SUB	~	~
Test Memory for Negative or Zero	TST	~	

# Table 4-6. Stack Pointer Addressing Instructions

1. ASL = LSL

### 4.3.10 Relative

All conditional branch instructions use relative addressing to evaluate the resultant effective address (EA). The CPU evaluates the conditional branch destination by adding the signed byte following the opcode to the contents of the program counter. If the branch condition is true, the PC is loaded with the EA. If the branch condition is not true, the CPU goes to the next instruction. The offset is a signed, two's complement byte that gives a branching range of -128 to +127 bytes from the address of the next location after the branch instruction.

Four new branch opcodes test the N, Z, and V (overflow) bits to determine the relative signed values of the operands. These new opcodes are BLT, BGT, BLE, and BGE and are designed to be used with signed arithmetic operations.

When using most assemblers, the programmer does not need to calculate the offset, because the assembler determines the proper offset and verifies that it is within the span of the branch.

 Table 4-7 lists the instructions that use relative addressing.

This example contains two relative addressing mode instructions: BLT (branch if less than, signed operation) and BRA (branch always). In this example, the value in the accumulator is compared to the signed value -2. Because #1 is greater than -2, the branch to TAG will not occur.

Machine Code	Label	Operation	Operand	Comments
A601	TAG	LDA	#1	;A = 1
A1FE <b>91FA</b>		CMP <b>BLT</b>	#-2 <b>TAG</b>	;Compare with -2 ;Branch if value of A ;is less than -2
20FE	HERE	BRA	HERE	;Branch always

Instruction	Mnemonic
Branch if Carry Clear	BCC
Branch if Carry Set	BCS
Branch if Equal	BEQ
Branch if Greater Than or Equal (Signed)	BGE
Branch if Greater Than (Signed)	BGT
Branch if Half-Carry Clear	BHCC
Branch if Half-Carry Set	BHCS
Branch if Higher	BHI
Branch if Higher or Same	BHS (BCC)
Branch if Interrupt Line High	BIH
Branch if Interrupt Line Low	BIL
Branch if Less Than or Equal (Signed)	BLE
Branch if Lower	BLO (BCS)
Branch if Lower or Same	BLS
Branch if Less Than (Signed)	BLT
Branch if Interrupt Mask Clear	BMC
Branch if Minus	BMI
Branch if Interrupt Mask Set	BMS
Branch if Not Equal	BNE
Branch if Plus	BPL
Branch Always	BRA
Branch if Bit n in Memory Clear	BRCLR
Branch if Bit n in Memory Set	BRSET
Branch Never	BRN
Branch to Subroutine	BSR

# Table 4-7. Relative Addressing Instructions
#### 4.3.11 Memory-to-Memory Immediate to Direct

Move immediate to direct (MOV imm/dir) is a 3-byte, 4-cycle addressing mode generally used to initialize variables and registers in the direct page. The operand in the byte immediately following the opcode is stored in the direct page location addressed by the second byte following the opcode. The MOV instruction associated with this addressing mode does not affect the accumulator value. This example shows that by eliminating the accumulator from the data transfer process, the number of execution cycles decreases from 9 to 4 for a similar immediate to direct operation.

Γ	Machi Cod	ne e	Label	Operation	Operand	Comments
* Data	move	ement wit	h acc	umulator		
B750	(2	cycles)		PSHA		;Save current A ; value
A622	(2	cycles)		LDA	#\$22	;A = \$22
B7F0	(3	cycles)		STA	\$F0	;Store \$22 into \$F0
B650	(2	cycles)		PULA		;Restore A value
	9	cycles				
* Data	move	ement wit	hout	accumulat	or	
6E22F0	(4	cycles)		MOV	#\$22 <b>,</b> \$F0	;Location \$F0 ;= \$22

#### 4.3.12 Memory-to-Memory Direct to Direct

Move direct to direct (MOV dir/dir) is a 3-byte, 5-cycle addressing mode generally used in register-to-register movements of data from within the direct page. The operand in the direct page location addressed by the byte immediately following the opcode is stored in the direct page location addressed by the second byte following the opcode. The MOV instruction associated with this addressing mode does not affect the accumulator value. As with the previous addressing mode, eliminating the accumulator from the data transfer process reduces the number of execution cycles from 10 to 5 for similar direct-to-direct operations (see example). This savings can be substantial for a program containing numerous register-to-register data transfers.

Machine Code	9	L	abel	Operation	Operand	Comments
* Data	move	ment with	n acc	umulator		
в750	(2	cycles)		PSHA		;Save A value
B6F0	(3	cycles)		LDA	\$F0	;Get contents ;of \$F0
B7F1	(3	cycles)		STA	\$F1	;Location \$F1=\$F0
B650	(2	cycles)		PULA		;Restore A value
	10	cycles				
* Data	move	ment with	nout	accumulat	or	
4EF0F1	(5	cycles)		MOV	\$F0,\$F1	;Move contents of ;\$F0 to \$F1

#### 4.3.13 Memory-to-Memory Indexed to Direct with Post Increment

Move indexed to direct, post increment (MOV ix+/dir) is a 2-byte, 4-cycle addressing mode generally used to transfer tables addressed by the index register to a register in the direct page. The tables can be located anywhere in the 64-Kbyte map and can be any size. This instruction does not affect the accumulator value. The operand addressed by H:X is stored in the direct page location addressed by the byte following the opcode. H:X is incremented after the move.

This addressing mode is effective for transferring a buffer stored in RAM to a serial transmit register, as shown in the following example. **Table 4-8** lists the memory-to-memory move instructions.

**NOTE:** Move indexed to direct, post increment instructions will increment H if X is incremented past \$FF.

**Reference Manual** 

This example illustrates an interrupt-driven SCI transmit service routine supporting a circular buffer.

Machi Code	ne Label e	Operation	Operand	Comments
	SIZE	EQU	16	;TX circular ;buffer length
	SCSR1	EQU	\$16	;SCI status ;register 1
	SCDR	EQU	\$18	;SCI transmit ;data register
		ORG	\$50	
	PTR_OUT	RMB	2	;Circular buffer ;data out pointer
	PTR_IN	RMB	2	;Circular buffer ;data in pointer
	ТХ_В *	RMB	SIZE	;Circular buffer
	* SCI tr * servic *	ransmit dat ce routine	a register em	mpty interrupt
		ORG	\$6E00	
55 50	TX_INT	LDHX	PTR_OUT	;Load pointer
B6 16		LDA	SCSR1	;Dummy read of ;SCSR1 as part of ;the TDRE reset
7E 18		MOV	X+, SCDR	;Move new byte to ;SCI data reg. ;Clear TDRE. Post ;increment H:X.
65 00	64	СРНХ	#TX_B + SIZE	;Gone past end of ;circular buffer?
23 03		BLS	NOLOOP	;If not, continue
45 00	54	LDHX	#TX_B	;Else reset to ;start of buffer
35 50	NOLOOP	STHX	PTR_OUT	;Save new ;pointer value
80		RTI		;Return

#### 4.3.14 Memory-to-Memory Direct to Indexed with Post Increment

Move direct to indexed, post increment (MOV dir/ix+) is a 2-byte, 4-cycle addressing mode generally used to fill tables from registers in the direct page. The tables can be located anywhere in the 64-Kbyte map and can be any size. The instruction associated with this addressing mode does not affect the accumulator value. The operand in the direct page location addressed by the byte immediately following the opcode is stored in the location addressed by H:X. H:X is incremented after the move.

An example of this addressing mode would be in filling a serial receive buffer located in RAM from the receive data register. **Table 4-8** lists the memory-to-memory move instructions.

**NOTE:** Move direct to indexed, post increment instructions will increment H if X is incremented past \$FF.

This example illustrates an interrupt-driven SCI receive service routine supporting a circular buffer.

Machine Code	Label	Operation	Operand	Comments
	SIZE	EQU	16	;RX circular ;buffer length
	SCSR1	EQU	\$16	;SCI status reg.1
	SCDR	EQU	\$18	;SCI receive ;data reg.
		ORG	\$70	
	PTR_OUT	RMB	2	;Circular buffer ;data out pointer
	PTR_IN	RMB	2	;Circular buffer ;data in pointer
	RX_B	RMB	SIZE	;Circular buffer
	*			
	* SCI r	receive dat	a register ful	l interrupt
	* servi	.ce routine	2	

M	achine Code	Label	Operation	Operand	Comments
			ORG	\$6E00	
55	72	RX_INT	LDHX	PTR_IN	;Load pointer
В6	16		LDA	SCSR1	;Dummy read of ;SCSR1 as part of ;the RDRF reset
5E	18		MOV	SCDR ,X+	<pre>;Move new byte from ;SCI data reg. ;Clear RDRF. Post ;increment H:X.</pre>
65	00 64		CPHX	#RX_B + SIZE	;Gone past end of ;circular buffer?
23	03		BLS	NOLOOP	;If not continue
45	00 54		LDHX	#RX_B	;Else reset to ;start of buffer
35	52	NOLOOP	STHX	PTR_IN	;Save new ;pointer value
80			RTI		;Return

#### Table 4-8. Memory-to-Memory Move Instructions

Instruction	Mnemonic
Move Immediate Operand to Direct Memory Location	MOV
Move Direct Memory Operand to Another Direct Memory Location	MOV
Move Indexed Operand to Direct Memory Location	MOV
Move Direct Memory Operand to Indexed Memory Location	MOV

#### 4.3.15 Indexed with Post Increment

Indexed, no offset with post increment instructions are 2-byte instructions that address operands, then increment H:X. X contains the low byte of the conditional address of the operand; H contains the high byte. The sum is the conditional address of the operand. This addressing mode is generally used for table searches. Table 4-9 lists the indexed with post increment instructions.

# **NOTE:** Indexed with post increment instructions will increment H if X is incremented past \$FF.

#### 4.3.16 Indexed, 8-Bit Offset with Post Increment

20FE

Indexed, 8-bit offset with post increment instructions are 3-byte instructions that access operands with variable addresses, then increment H:X. X contains the low byte of the conditional address of the operand; H contains the high byte. The sum is the conditional address of the operand. As with indexed, no offset, this addressing mode is generally used for table searches. Table 4-9 lists the indexed with post increment instructions.

#### NOTE: Indexed, 8-bit offset with post increment instructions will increment H if X is incremented past \$FF.

This example uses the CBEQ (compare and branch if equal) instruction to show the two different indexed with post increment addressing modes.

Machine Code	Label	Operation	Operand	Comments						
A6FF		LDA	#\$FF	; A = \$FF						
B710		STA	\$10	;LOC \$10 = \$FF						
4E1060		MOV	\$10,\$60	;LOC \$60 = \$FF						
5F		CLRX		;Zero X						
* Compare contents of A with contents of location pointed to by * H:X and branch to TAG when equal										
7102	LOOP	CBEQ	X+,TAG	;No offset						
20FC		BRA	LOOP	;Check next location						
5F	TAG	CLRX		;Zero X						
* Compare * H:X + \$	* Compare contents of A with contents of location pointed to by * H:X + \$50 and branch to TG1 when equal									
615002	LOOP2	CBEQ	\$50,X+,TG1	;8-bit offset						
20FB		BRA	LOOP2	;Check next location						

## Table 4-9. Indexed and Indexed, 8-Bit Offset with Post Increment Instructions

TG1

Instruction	Mnemonic
Compare and Branch if Equal, Indexed (H:X)	CBEQ
Compare and Branch if Equal, Indexed (H:X), 8-Bit Offset	CBEQ
Move Indexed Operand to Direct Memory Location	MOV
Move Direct Memory Operand to Indexed Memory Location	MOV

**Reference Manual** 

CPU08 — Rev. 3.0

;Finished

BRA

TG1

## 4.4 Instruction Set Summary

**Table 4-10** provides a summary of the M68HC08 instruction set in all possible addressing modes. The table shows operand construction and the execution time in internal bus clock cycles of each instruction.

Source	Operation	Description		o	Eff on (	ect CC	: R		dress ode	code	erand	cles
Form	-		۷	Н	I	Ν	Z	С	Add	do	do	S
ADC #opr8i ADC opr8a ADC opr16a ADC oprx16,X ADC oprx8,X ADC ,X ADC oprx16,SP ADC oprx8,SP	Add with Carry	$A \gets (A) + (M) + (C)$	\$	¢		\$	\$	\$	IMM DIR EXT IX2 IX1 IX SP2 SP1	A9 B9 C9 D9 E9 F9 9ED9 9EE9	ii dd hh II ee ff ff ee ff ff	2 3 4 3 3 5 4
ADD #opr8i ADD opr8a ADD opr16a ADD oprx16,X ADD oprx8,X ADD ,X ADD oprx16,SP ADD oprx8,SP	Add without Carry	A ← (A) + (M)	€	¢	_	¢	€	¢	IMM DIR EXT IX2 IX1 IX SP2 SP1	AB BB CB BB FB 9EDB 9EEB	ii dd hh II ee ff ff ee ff ff	2 3 4 3 3 5 4
AIS #opr8i	Add Immediate Value (Signed) to Stack Pointer	$SP \leftarrow (SP) + (M) \\ M \text{ is sign extended to a 16-bit value}$	-	-	-	-	-	-	ІММ	A7	ii	2
AIX #opr8i	Add Immediate Value (Signed) to Index Register (H:X)	$\label{eq:H:X} \leftarrow (\text{H:X}) + (\text{M}) \\ \text{M is sign extended to a 16-bit value}$	-	_	I	-	-	_	IMM	AF	ii	2
AND #opr8i AND opr8a AND opr16a AND oprx16,X AND oprx8,X AND ,X AND oprx16,SP AND oprx8,SP	Logical AND	A ← (A) & (M)	0	_	-	\$	\$	_	IMM DIR EXT IX2 IX1 IX SP2 SP1	A4 B4 C4 D4 E4 F4 9ED4 9EE4	ii dd hh II ee ff ff ee ff ff	2 3 4 3 3 5 4
ASL opr8a ASLA ASLX ASL oprx8,X ASL ,X ASL oprx8,SP	Arithmetic Shift Left (Same as LSL)	C ←	\$	_	_	\$	\$	\$	DIR INH INH IX1 IX SP1	38 48 58 68 78 9E68	dd ff ff	5 1 1 5 4 6

## Table 4-10. Instruction Set Summary (Sheet 1 of 9)

Source	Operation	Description		Ċ	Eff on (	ect CC	: R		dress ode	code	erand	cles
Form		•	۷	Н	I	Ν	Z	С	Ado	ŏ	Ope	сy
ASR opr8a ASRA ASRX ASR oprx8,X ASR ,X ASR oprx8,SP	Arithmetic Shift Right	b7 b0	\$	_	_	\$	\$	\$	DIR INH INH IX1 IX SP1	37 47 57 67 77 9E67	dd ff ff	5 1 1 5 4 6
BCC rel	Branch if Carry Bit Clear	Branch if $(C) = 0$	-	-	-	-	-	-	REL	24	rr	3
BCLR n,opr8a	Clear Bit n in Memory	Mn ← 0	_	_	_	_	_	_	DIR (b0) DIR (b1) DIR (b2) DIR (b3) DIR (b3) DIR (b4) DIR (b5) DIR (b6) DIR (b7)	11 13 15 17 19 1B 1D 1F	dd dd dd dd dd dd dd dd dd	5 5 5 5 5 5 5 5
BCS rel	Branch if Carry Bit Set (Same as BLO)	Branch if (C) = 1	-	_	-	-	-	-	REL	25	rr	3
BEQ rel	Branch if Equal	Branch if $(Z) = 1$	-	-	-	-	I	-	REL	27	rr	3
BGE rel	Branch if Greater Than or Equal To (Signed Operands)	Branch if (N $\oplus$ V) = 0	_	_	_	_	_	_	REL	90	rr	3
BGT <i>rel</i>	Branch if Greater Than (Signed Operands)	Branch if (Z)   (N $\oplus$ V) = 0	-	-	-	-	-	-	REL	92	rr	3
BHCC rel	Branch if Half Carry Bit Clear	Branch if (H) = 0	-	-	-	-	-	-	REL	28	rr	3
BHCS rel	Branch if Half Carry Bit Set	Branch if (H) = 1	-	-	-	-	-	-	REL	29	rr	3
BHI <i>rel</i>	Branch if Higher	Branch if $(C)   (Z) = 0$	-	-	-	-	I	-	REL	22	rr	3
BHS <i>rel</i>	Branch if Higher or Same (Same as BCC)	Branch if (C) = 0	-	-	-	-	-	-	REL	24	rr	3
BIH <i>rel</i>	Branch if IRQ Pin High	Branch if IRQ pin = 1	-	-	-	-	-	-	REL	2F	rr	3
BIL <i>rel</i>	Branch if IRQ Pin Low	Branch if IRQ pin = 0	-	-	-	-	-	-	REL	2E	rr	3
BIT #opr8i BIT opr8a BIT opr16a BIT oprx16,X BIT oprx8,X BIT ,X BIT oprx16,SP BIT oprx8,SP	Bit Test	(A) & (M) (CCR Updated but Operands Not Changed)	0	_	_	\$	\$	_	IMM DIR EXT IX2 IX1 IX SP2 SP1	A5 B5 C5 D5 E5 F5 9ED5 9EE5	ii dd hh II ee ff ff ee ff ff	2 3 4 3 3 5 4
BLE rel	Branch if Less Than or Equal To (Signed Operands)	Branch if (Z)   (N $\oplus$ V) = 1	-	_	-	_	-	-	REL	93	rr	3
BLO rel	Branch if Lower (Same as BCS)	Branch if (C) = 1	_	_	_	_	_	-	REL	25	rr	3

Table 4-10. Instruction Set Summary	(Sheet 2 of 9)
-------------------------------------	----------------

**Reference Manual** 

CPU08 — Rev. 3.0

\_

Source	Operation	Description		c	Eff	ect CC	t R		dress ode	code	erand	cles
Form		·	v	Н	I	Ν	Z	С	Adc	op	Ope	ç
BLS rel	Branch if Lower or Same	Branch if (C) $ $ (Z) = 1	-	-	-	-	-	-	REL	23	rr	3
BLT rel	Branch if Less Than (Signed Operands)	Branch if (N $\oplus$ V ) = 1	-	-	-	-	-	-	REL	91	rr	3
BMC rel	Branch if Interrupt Mask Clear	Branch if (I) = 0	_	_	-	_	-	-	REL	2C	rr	3
BMI <i>rel</i>	Branch if Minus	Branch if (N) = 1	_	-	-	-	-	-	REL	2B	rr	3
BMS rel	Branch if Interrupt Mask Set	Branch if (I) = 1	_	-	-	-	-	-	REL	2D	rr	3
BNE rel	Branch if Not Equal	Branch if (Z) = 0	-	-	-	-	-	-	REL	26	rr	3
BPL rel	Branch if Plus	Branch if (N) = 0	-	-	-	-	-	-	REL	2A	rr	3
BRA rel	Branch Always	No Test	-	_	-	_	-	-	REL	20	rr	3
BRCLR n,opr8a,rel	Branch if Bit <i>n</i> in Memory Clear	Branch if (Mn) = 0	_	_	_	_	_	\$	DIR (b0) DIR (b1) DIR (b2) DIR (b3) DIR (b4) DIR (b5) DIR (b6) DIR (b7)	01 03 05 07 09 0B 0D 0F	dd rr dd rr dd rr dd rr dd rr dd rr dd rr dd rr dd rr	5 5 5 5 5 5 5 5 5 5
BRN rel	Branch Never	Uses 3 Bus Cycles	-	-	-	-	-	-	REL	21	rr	3
BRSET n,opr8a,rel	Branch if Bit <i>n</i> in Memory Set	Branch if (Mn) = 1	-	_	_	_	_	\$	DIR (b0) DIR (b1) DIR (b2) DIR (b3) DIR (b4) DIR (b5) DIR (b6) DIR (b7)	00 02 04 06 08 0A 0C 0E	dd rr dd rr dd rr dd rr dd rr dd rr dd rr dd rr dd rr	55555555
BSET n,opr8a	Set Bit <i>n</i> in Memory	Mn ← 1	_	_	_	_	_	_	DIR (b0) DIR (b1) DIR (b2) DIR (b3) DIR (b3) DIR (b4) DIR (b5) DIR (b6) DIR (b7)	10 12 14 16 18 1A 1C 1E	dd dd dd dd dd dd dd dd dd	5 5 5 5 5 5 5 5 5 5 5
BSR rel	Branch to Subroutine	$\begin{array}{l} PC \leftarrow (PC) + \$0002\\ push\ (PCL);\ SP \leftarrow (SP) - \$0001\\ push\ (PCH);\ SP \leftarrow (SP) - \$0001\\ PC \leftarrow (PC) + \mathit{rel} \end{array}$	_	-	_	-	_	-	REL	AD	rr	5
CBEQ opr8a,rel CBEQA #opr8i,rel CBEQX #opr8i,rel CBEQ oprx8,X+,rel CBEQ ,X+,rel CBEQ oprx8,SP,rel	Compare and Branch if Equal	Branch if (A) = (M) Branch if (A) = (M) Branch if (X) = (M) Branch if (A) = (M) Branch if (A) = (M) Branch if (A) = (M)	_	_	_	_	_	_	DIR IMM IMM IX1+ IX+ SP1	31 41 51 61 71 9E61	dd rr ii rr ii rr ff rr rr ff rr	5 4 5 5 6

## Table 4-10. Instruction Set Summary (Sheet 3 of 9)

CPU08 — Rev. 3.0

Reference Manual

Source	Operation	Description	Effect on CCR					Effect on CCR				Effect on CCR				Effect on CCR			code	erand	cles									
Form		•	۷	Н	I	Ν	Z	С	Adc	Op	Ope	S																		
CLC	Clear Carry Bit	$C \leftarrow 0$	-	-	-	-	-	0	INH	98		1																		
CLI	Clear Interrupt Mask Bit	l ← 0	-	-	0	-	-	-	INH	9A		1																		
CLR opr8a CLRA CLRX CLRH CLR oprx8,X CLR ,X CLR oprx8,SP	Clear	$\begin{array}{c} M \leftarrow \$00\\ A \leftarrow \$00\\ X \leftarrow \$00\\ H \leftarrow \$00\\ M \leftarrow \$00\\ \end{array}$	0	_	_	0	1	_	DIR INH INH IX1 IX SP1	3F 4F 5F 8C 6F 7F 9E6F	dd ff	5 1 1 5 4 6																		
CMP #opr8i CMP opr8a CMP opr16a CMP oprx16,X CMP oprx8,X CMP ,X CMP oprx16,SP CMP oprx8,SP	Compare Accumulator with Memory	(A) – (M) (CCR Updated But Operands Not Changed)	\$	_	_	\$	\$	\$	IMM DIR EXT IX2 IX1 IX SP2 SP1	A1 B1 D1 E1 9ED1 9EE1	ii dd hh II ee ff ff ee ff	2 3 4 3 5 4																		
COM opr8a COMA COMX COM oprx8,X COM ,X COM oprx8,SP	Complement (One's Complement)	$\begin{array}{l} M \leftarrow (\overline{M}) = \$FF - (M) \\ A \leftarrow (\overline{A}) = \$FF - (A) \\ X \leftarrow (\overline{X}) = \$FF - (X) \\ M \leftarrow (\overline{M}) = \$FF - (M) \\ M \leftarrow (\overline{M}) = \$FF - (M) \\ M \leftarrow (\overline{M}) = \$FF - (M) \end{array}$	0	_	_	\$	\$	1	DIR INH INH IX1 IX SP1	33 43 53 63 73 9E63	dd ff ff	5 1 5 4 6																		
CPHX #opr CPHX opr	Compare Index Register (H:X) with Memory	(H:X) – (M:M + \$0001) (CCR Updated But Operands Not Changed)	\$	_	_	\$	¢	€	IMM DIR	65 75	jj ii+1 dd	3 4																		
CPX #opr8i CPX opr8a CPX opr16a CPX oprx16,X CPX oprx8,X CPX ,X CPX oprx16,SP CPX oprx8,SP	Compare X (Index Register Low) with Memory	(X) – (M) (CCR Updated But Operands Not Changed)	¢	_	_	\$	\$	¢	IMM DIR EXT IX2 IX1 IX SP2 SP1	A3 B3 C3 D3 E3 F3 9ED3 9EE3	ii dd hh II ee ff ff ee ff ff	2 3 4 3 3 5 4																		
DAA	Decimal Adjust Accumulator After ADD or ADC of BCD Values	(A) <sub>10</sub>	U	-	-	¢	≎	¢	INH	72		1																		
DBNZ opr8a,rel DBNZA rel DBNZX rel DBNZ oprx8,X,rel DBNZ ,X,rel DBNZ oprx8,SP,rel	Decrement and Branch if Not Zero	Decrement A, X, or M Branch if (result) ≠ 0 DBNZX Affects X Not H	_	_	-	_	_	_	DIR INH INH IX1 IX SP1	3B 4B 5B 6B 7B 9E6B	dd rr rr ff rr ff rr ff rr	7 4 7 6 8																		

## Table 4-10. Instruction Set Summary (Sheet 4 of 9)

Source	Source Operation Description			Effect on CCR					dress ode	code	erand	rcles
l onn			۷	н	I	Ν	z	С	Ρq V	do	do	Ś
DEC opr8a DECA DECX DEC oprx8,X DEC ,X DEC oprx8,SP	Decrement	$\begin{array}{l} M \gets (M) - \$01 \\ A \gets (A) - \$01 \\ X \gets (X) - \$01 \\ M \gets (M) - \$01 \end{array}$	\$	_	_	\$	\$	-	DIR INH INH IX1 IX SP1	3A 4A 5A 6A 7A 9E6A	dd ff ff	5 1 1 5 4 6
DIV	Divide	$A \leftarrow (H:A) \div(X)$ $H \leftarrow Remainder$	-	-	_	-	\$	\$	INH	52		6
EOR #opr8i EOR opr8a EOR opr16a EOR oprx16,X EOR oprx8,X EOR ,X EOR oprx16,SP EOR oprx8,SP	Exclusive OR Memory with Accumulator	A ← (A ⊕ M)	0	_	_	\$	\$	_	IMM DIR EXT IX2 IX1 IX SP2 SP1	A8 B8 C8 D8 E8 F8 9ED8 9EE8	ii dd hh II ee ff ff ee ff ff	2 3 4 3 3 5 4
INC opr8a INCA INCX INC oprx8,X INC ,X INC oprx8,SP	Increment	$\begin{array}{l} M \gets (M) + \$01 \\ A \gets (A) + \$01 \\ X \gets (X) + \$01 \\ M \gets (M) + \$01 \\ M \gets (M) + \$01 \\ M \gets (M) + \$01 \end{array}$	\$	-	_	\$	\$	-	DIR INH INH IX1 IX SP1	3C 4C 5C 6C 7C 9E6C	dd ff ff	5 1 5 4 6
JMP opr8a JMP opr16a JMP oprx16,X JMP oprx8,X JMP ,X	Jump	$PC \gets Jump \; Address$	_	_	_	_	-	-	DIR EXT IX2 IX1 IX	BC CC DC EC FC	dd hh II ee ff ff	3 4 4 3 3
JSR opr8a JSR opr16a JSR oprx16,X JSR oprx8,X JSR ,X	Jump to Subroutine	$\begin{array}{l} PC \leftarrow (PC) + n \ (n = 1, 2, \text{ or } 3) \\ Push \ (PCL); \ SP \leftarrow (SP) - \$0001 \\ Push \ (PCH); \ SP \leftarrow (SP) - \$0001 \\ PC \leftarrow Unconditional \ Address \end{array}$	_	_	_	_	_	_	DIR EXT IX2 IX1 IX	BD CD DD ED FD	dd hh II ee ff ff	5 6 5 5
LDA #opr8i LDA opr8a LDA opr16a LDA oprx16,X LDA oprx8,X LDA ,X LDA oprx16,SP LDA oprx8,SP	Load Accumulator from Memory	A ← (M)	0	_	_	\$	\$	_	IMM DIR EXT IX2 IX1 IX SP2 SP1	A6 B6 C6 E6 F6 9ED6 9EE6	ii dd hh II ee ff ff ee ff ff	2 3 4 3 3 5 4
LDHX #opr LDHX opr	Load Index Register (H:X) from Memory	H:X ← (M:M + \$0001)	0	-	-	¢	\$	-	IMM DIR	45 55	ii jj dd	3 4

## Table 4-10. Instruction Set Summary (Sheet 5 of 9)

Source	OperationEffectOperationDescription						Effect S app				erand	cles
Form	-		۷	Н	I	Ν	Z	С	Add	do	ope	су
LDX #opr8i LDX opr8a LDX opr16a LDX oprx16,X LDX oprx8,X LDX ,X LDX oprx16,SP LDX oprx8,SP	Load X (Index Register Low) from Memory	X ← (M)	0	_	_	\$	\$	_	IMM DIR EXT IX2 IX1 IX SP2 SP1	AE BE CE DE EE FE 9EDE 9EEE	ii dd hh II ee ff ff ee ff	2 3 4 3 3 5 4
LSL opr8a LSLA LSLX LSL oprx8,X LSL ,X LSL oprx8,SP	Logical Shift Left (Same as ASL)	C ←	¢	_	_	\$	\$	¢	DIR INH INH IX1 IX SP1	38 48 58 68 78 9E68	dd ff ff	5 1 5 4 6
LSR opr8a LSRA LSRX LSR oprx8,X LSR ,X LSR oprx8,SP	Logical Shift Right		\$	_	_	0	\$	\$	DIR INH INH IX1 IX SP1	34 44 54 64 74 9E64	dd ff ff	5 1 5 4 6
MOV opr8a,opr8a MOV opr8a,X+ MOV #opr8i,opr8a MOV ,X+,opr8a	Move	$(M)_{destination} \leftarrow (M)_{source}$ H:X $\leftarrow$ (H:X) + \$0001 in IX+/DIR and DIR/IX+ Modes	0	_	_	\$	\$	_	DIR/DIR DIR/IX+ IMM/DIR IX+/DIR	4E 5E 6E 7E	dd dd dd ii dd dd	5 5 4 5
MUL	Unsigned multiply	$X:A \gets (X) \times (A)$	-	0	-	-	-	0	INH	42		5
NEG opr8a NEGA NEGX NEG oprx8,X NEG ,X NEG oprx8,SP	Negate (Two's Complement)	$\begin{array}{l} M \leftarrow - (M) = \$00 - (M) \\ A \leftarrow - (A) = \$00 - (A) \\ X \leftarrow - (X) = \$00 - (X) \\ M \leftarrow - (M) = \$00 - (M) \\ M \leftarrow - (M) = \$00 - (M) \\ M \leftarrow - (M) = \$00 - (M) \end{array}$	\$			\$	\$	\$	DIR INH INH IX1 IX SP1	30 40 50 60 70 9E60	dd ff ff	5 1 5 4 6
NOP	No Operation	Uses 1 Bus Cycle	-	-	-	_	-	-	INH	9D		1
NSA	Nibble Swap Accumulator	A ← (A[3:0]:A[7:4])	_	_	_	_	_	_	INH	62		1
ORA #opr8i ORA opr8a ORA opr16a ORA oprx16,X ORA oprx8,X ORA ,X ORA oprx16,SP ORA oprx8,SP	Inclusive OR Accumulator and Memory	A ← (A)   (M)	0			\$	\$		IMM DIR EXT IX2 IX1 IX SP2 SP1	AA BA CA DA EA FA 9EDA 9EEA	ii dd hh II ee ff ff ee ff	2 3 4 3 3 5 4
PSHA	Push Accumulator onto Stack	$Push(A);SP\leftarrow(SP){-}\$0001$	_	_	_	-	_	-	INH	87		2
PSHH	Push H (Index Register High) onto Stack		_	_	_	_	_	-	INH	8B		2

Table 4-10. Instruction	Set Summary	(Sheet 6 of 9)
-------------------------	-------------	----------------

**Reference Manual** 

CPU08 — Rev. 3.0

\_

Source Operation Description Effect						Effect on CCR				code	erand	cles
Form			۷	Н	I	Ν	Z	С	Add	obe	Ope	ç
PSHX	Push X (Index Register Low) onto Stack	$Push\:(X);SP \leftarrow (SP){-}\$0001$	-	_	_	-	-	-	INH	89		2
PULA	Pull Accumulator from Stack	$SP \gets (SP + \$0001); Pull(A)$	-	_	Ι	-	-	_	INH	86		3
PULH	Pull H (Index Register High) from Stack	$SP \gets (SP + \$0001);  Pull  (H)$	-	_	-	-	-	-	INH	8A		3
PULX	Pull X (Index Register Low) from Stack	$SP \gets (SP + \$0001); Pull(X)$	-	-	-	_	-	-	INH	88		3
ROL <i>opr8a</i> ROLA ROLX ROL <i>oprx8</i> ,X ROL ,X ROL <i>oprx8</i> ,SP	Rotate Left through Carry	C ← ← _ ← b7 b0	\$	_	_	\$	\$	\$	DIR INH INH IX1 IX SP1	39 49 59 69 79 9E69	dd ff ff	5 1 5 4 6
ROR opr8a RORA RORX ROR oprx8,X ROR ,X ROR oprx8,SP	Rotate Right through Carry	► <b>►C</b> b7 b0	\$	_	_	\$	\$	\$	DIR INH INH IX1 IX SP1	36 46 56 66 76 9E66	dd ff ff	5 1 1 5 4 6
RSP	Reset Stack Pointer	SP ← \$FF (High Byte Not Affected)	_	_	-	-	_	_	INH	9C		1
RTI	Return from Interrupt	$\begin{array}{l} SP \leftarrow (SP) + \$0001; \ Pull \ (CCR) \\ SP \leftarrow (SP) + \$0001; \ Pull \ (A) \\ SP \leftarrow (SP) + \$0001; \ Pull \ (X) \\ SP \leftarrow (SP) + \$0001; \ Pull \ (PCH) \\ SP \leftarrow (SP) + \$0001; \ Pull \ (PCL) \end{array}$	\$	€	\$	\$	\$	€	INH	80		9
RTS	Return from Subroutine	$\begin{array}{l} SP \leftarrow SP + \$0001;  Pull  (PCH) \\ SP \leftarrow SP + \$0001;  Pull  (PCL) \end{array}$	-	_	_	-	_	_	INH	81		6
SBC #opr8i SBC opr8a SBC opr16a SBC oprx16,X SBC oprx8,X SBC ,X SBC oprx16,SP SBC oprx8,SP	Subtract with Carry	$A \gets (A) - (M) - (C)$	\$	_	_	\$	\$	¢	IMM DIR EXT IX2 IX1 IX SP2 SP1	A2 B2 C2 D2 E2 F2 9ED2 9EE2	ii dd hh II ee ff ff ee ff ff	2 3 4 3 3 5 4
SEC	Set Carry Bit	$C \leftarrow 1$	-	-	-	-	-	1	INH	99		1
SEI	Set Interrupt Mask Bit	l ← 1	-	-	1	-	-	-	INH	9B		1
STA opr8a STA opr16a STA oprx16,X STA oprx8,X STA ,X STA oprx16,SP STA oprx8,SP	Store Accumulator in Memory	M ← (A)	0	_	_	\$	\$	_	DIR EXT IX2 IX1 IX SP2 SP1	B7 C7 D7 E7 F7 9ED7 9EE7	dd hh II ee ff ff ee ff ff	3 4 3 2 5 4

## Table 4-10. Instruction Set Summary (Sheet 7 of 9)

Source Operation Description						ect CC	t R		dress ode	code	erand	cles
Form			۷	Н	I	Ν	Z	С	A dd A	do	ope	С С
STHX opr	Store H:X (Index Reg.)	(M:M + \$0001) ← (H:X)	0	-	-	\$	\$	-	DIR	35	dd	4
STOP	Enable Interrupts: Stop Processing Refer to MCU Documentation	I bit $\leftarrow$ 0; Stop Processing	_	_	0	_	_	_	INH	8E		2+
STX opr8a STX opr16a STX oprx16,X STX oprx8,X STX ,X STX oprx16,SP STX oprx8,SP	Store X (Low 8 Bits of Index Register) in Memory	M ← (X)	0	_	_	\$	\$	_	DIR EXT IX2 IX1 IX SP2 SP1	BF CF DF EF FF 9EDF 9EEF	dd hh II ee ff ff ee ff ff	3 4 3 2 5 4
SUB #opr8i SUB opr8a SUB opr16a SUB oprx16,X SUB oprx8,X SUB ,X SUB oprx16,SP SUB oprx8,SP	Subtract	A ← (A) – (M)	\$	_	_	\$	\$	\$	IMM DIR EXT IX2 IX1 IX SP2 SP1	A0 B0 C0 D0 E0 F0 9ED0 9ED0	ii dd hh II ee ff ff ee ff ff	2 3 4 3 3 5 4
SWI	Software Interrupt	$\begin{array}{c} PC \leftarrow (PC) + \$0001 \\ Push (PCL); SP \leftarrow (SP) - \$0001 \\ Push (PCH); SP \leftarrow (SP) - \$0001 \\ Push (X); SP \leftarrow (SP) - \$0001 \\ Push (A); SP \leftarrow (SP) - \$0001 \\ Push (CCR); SP \leftarrow (SP) - \$0001 \\ I \leftarrow 1; \\ PCH \leftarrow Interrupt Vector High Byte \\ PCL \leftarrow Interrupt Vector Low Byte \end{array}$		_	1	_	_		INH	83		11
ТАР	Transfer Accumulator to CCR	$CCR \leftarrow (A)$	\$	\$	\$	\$	\$	\$	INH	84		1
ТАХ	Transfer Accumulator to X (Index Register Low)	$X \gets (A)$	_	-	-	-	-	-	INH	97		1
ТРА	Transfer CCR to Accumulator	$A \gets (CCR)$	-	-	-	-	-	-	INH	85		1
TST opr8a TSTA TSTX TST oprx8,X TST ,X TST oprx8,SP	Test for Negative or Zero	(M) - \$00 (A) - \$00 (X) - \$00 (M) - \$00 (M) - \$00 (M) - \$00	0	_	_	\$	\$	_	DIR INH INH IX1 IX SP1	3D 4D 5D 6D 7D 9E6D	dd ff ff	4 1 4 3 5
TSX	Transfer SP to Index Reg.	H:X ← (SP) + \$0001	_	_	_	_	_	_	INH	95		2
ТХА	Transfer X (Index Reg. Low) to Accumulator	$A \leftarrow (X)$	_	_	_	_	_	_	INH	9F		1

Table 4-10. Instruction	Set Summary	(Sheet 8 of 9)
-------------------------	-------------	----------------

\_

S	ource Form	Operation	Description	Effect on CCR					I	ldress Aode	ocode	erand	ycles	
					۷	Н	I	Ν	Ζ	С	٩٩ ٩	ŏ	do	Ú.
TXS		Transfer Index Reg. to SP	$SP \gets (H:X) - \$0001$		-	-	-	-	_	_	INH	94		2
WAIT		Enable Interrupts; Wait for Interrupt	I bit $\leftarrow$ 0; Halt CPU		-	-	0	-	_	-	INH	8F		2+
A	Accumulator			n	Any bit									
C	Carry/borrow		opr	Op	bera	ind	(on	e o	r tw	o bytes)				
CCR	Condition co	de register	PC	Pro	ogra	am	cou	nte	r - Li	abbuta				
dd rr	Direct addres	ss of operand and relative of		Dr	ogra	am	cou	nte	r Io	gri byte				
חח	Direct to dire		REI	Program counter Iow byte										
DIR	Direct addres	rel	Relative program counter offset byte											
DIX+	Direct to inde	exed with post increment ac	dressing mode	rr	Re	elativ	ver	oroc	irai	n c	ounter offse	et byte		
ee ff	High and low	v bytes of offset in indexed,	16-bit offset addressing	SP1	Sta	ack	poi	nter	, , 8.	-bit	offset addre	essing m	ode	
EXT	Extended ad	Idressing mode	C	SP2	Sta	ack	poi	nter	16	6-bit	offset add	essing r	node	
ff	Offset byte in	n indexed, 8-bit offset addre	essing	SP	Sta	ack	poi	nter	•			•		
Н	Half-carry bit	t		U	Undefined									
н	Index registe	er high byte		V	Overflow bit									
hh ll	High and low	v bytes of operand address	in extended addressing	Х	Index register low byte									
I	Interrupt mas	sk		Z	Ze	ero b	oit							
ii	Immediate o	perand byte		&	Lo	gica	al A	ND						
IMD	Immediate s	ource to direct destination a	addressing mode		Lo	gica	al O	R		<b>.</b>				
IMM	Immediate a	ddressing mode		$\oplus$	Lo	gica	al E	XCI	_U	SIVI	E OR			
INH	Inherent add	Iressing mode		()	Co	onte	nts	Of (hur	_,_					
	Indexed, no	offset addressing mode		-() #	INE	egat	lon	(two	05	cor	npiement)			
	Indexed, no	onset, post increment addre		#		mec an o		e va nd	aiue	9				
	Indexed 8-b	it offset addressing mode	latessing mode	Ň	Jo	yn e odo	d w	vith						
IX1+	Indexed 8-b	tressing mode	~ ~											
IX2	Indexed 16-		÷	Concatenated with										
M	M Memory location						cle	are	d .					
N	N Negative bit					ot af	fect	ted						
	5													

## Table 4-10. Instruction Set Summary (Sheet 9 of 9)

## 4.5 Opcode Map

The opcode map is provided in **Table 4-11**.

Bit-Man	ipulation	Branch		Rea	ad-Modify-W	/rite	-	Cor	ntrol			Register	/Memory		·
00 5	10 5	20 3	30 5	40 1	50 1	60 5	70 4	80 9	90 3	A0 2	B0 3	C0 4	D0 4	E0 3	F0 3
BRSET0	BSET0	BRA	NEG	NEGA	NEGX	NEG	NEG	RTI	BGE	SUB	SUB	SUB	SUB	SUB	SUB
3 DIR	2 DIR	2 REL	2 DIR	1 INH	1 INH	2 IX1	1 IX	1 INH	2 REL	2 IMM	2 DIR	3 EXT	3 IX2	2 IX1	1 IX
01 5	11 5	21 3	31 5	41 4	51 4	61 5	71 5	81 6	91 3	A1 2	B1 3	C1 4	D1 4	E1 3	F1 3
BRCLR0	BCLR0	BRN	CBEQ	CBEQA	CBEQX	CBEQ	CBEQ	RTS	BLT	CMP	CMP	CMP	CMP	CMP	CMP
3 DIR	2 DIR	2 REL	3 DIR	3 IMM	3 IMM	3 IX1+	2 IX+	1 INH	2 REL	2 IMM	2 DIR	3 EXT	3 IX2	2 IX1	1 IX
02 5	12 5	22 3	32 5	42 5	52 6	62 1	72 1		92 3	A2 2	B2 3	C2 4	D2 4	E2 3	F2 3
BRSET1	BSET1	BHI	LDHX	MUL	DIV	NSA	DAA		BGT	SBC	SBC	SBC	SBC	SBC	SBC
3 DIR	2 DIR	2 REL	3 EXT	1 INH	1 INH	1 INH	1 INH		2 REL	2 IMM	2 DIR	3 EXT	3 IX2	2 IX1	1 IX
03 5	13 5	23 3	33 5	43 1	53 1	63 5	73 4	83 11	93 3	A3 2	B3 3	C3 4	D3 4	E3 3	F3 3
BRCLR1	BCLR1	BLS	COM	COMA	COMX	COM	COM	SWI	BLE	CPX	CPX	CPX	CPX	CPX	CPX
3 DIR	2 DIR	2 REL	2 DIR	1 INH	1 INH	2 IX1	1 IX	1 INH	2 REL	2 IMM	2 DIR	3 EXT	3 IX2	2 IX1	1 IX
04 5	14 5	24 3	34 5	44 1	54 1	64 5	74 4	84 1	94 2	A4 2	B4 3	C4 4	D4 4	E4 3	F4 3
BRSET2	BSET2	BCC	LSR	LSRA	LSRX	LSR	LSR	TAP	TXS	AND	AND	AND	AND	AND	AND
3 DIR	2 DIR	2 REL	2 DIR	1 INH	1 INH	2 IX1	1 IX	1 INH	1 INH	2 IMM	2 DIR	3 EXT	3 IX2	2 IX1	1 IX
05 5	15 5	25 3	35 4	45 3	55 4	65 3	75 5	85 1	95 2	A5 2	B5 3	C5 4	D5 4	E5 3	F5 3
BRCLR2	BCLR2	BCS	STHX	LDHX	LDHX	CPHX	CPHX	TPA	TSX	BIT	BIT	BIT	BIT	BIT	BIT
3 DIR	2 DIR	2 REL	2 DIR	3 IMM	2 DIR	3 IMM	2 DIR	1 INH	1 INH	2 IMM	2 DIR	3 EXT	3 IX2	2 IX1	1 IX
06 5	16 5	26 3	36 5	46 1	56 1	66 5	76 4	86 3	96 5	A6 2	B6 3	C6 4	D6 4	E6 3	F6 3
BRSET3	BSET3	BNE	ROR	RORA	RORX	ROR	ROR	PULA	STHX	LDA	LDA	LDA	LDA	LDA	LDA
3 DIR	2 DIR	2 REL	2 DIR	1 INH	1 INH	2 IX1	1 IX	1 INH	3 EXT	2 IMM	2 DIR	3 EXT	3 IX2	2 IX1	1 IX
07 5	17 5	27 3	37 5	47 1	57 1	67 5	77 4	87 2	97 1	A7 2	B7 3	C7 4	D7 4	E7 3	F7 2
BRCLR3	BCLR3	BEQ	ASR	ASRA	ASRX	ASR	ASR	PSHA	TAX	AIS	STA	STA	STA	STA	STA
3 DIR	2 DIR	2 REL	2 DIR	1 INH	1 INH	2 IX1	1 IX	1 INH	1 INH	2 IMM	2 DIR	3 EXT	3 IX2	2 IX1	1 IX
08 5	18 5	28 3	38 5	48 1	58 1	68 5	78 4	88 3	98 1	A8 2	B8 3	C8 4	D8 4	E8 3	F8 3
BRSET4	BSET4	BHCC	LSL	LSLA	LSLX	LSL	LSL	PULX	CLC	EOR	EOR	EOR	EOR	EOR	EOR
3 DIR	2 DIR	2 REL	2 DIR	1 INH	1 INH	2 IX1	1 IX	1 INH	1 INH	2 IMM	2 DIR	3 EXT	3 IX2	2 IX1	1 IX
09 5	19 5	29 3	39 5	49 1	59 1	69 5	79 4	89 2	99 1	A9 2	B9 3	C9 4	D9 4	E9 3	F9 3
BRCLR4	BCLR4	BHCS	ROL	ROLA	ROLX	ROL	ROL	PSHX	SEC	ADC	ADC	ADC	ADC	ADC	ADC
3 DIR	2 DIR	2 REL	2 DIR	1 INH	1 INH	2 IX1	1 IX	1 INH	1 INH	2 IMM	2 DIR	3 EXT	3 IX2	2 IX1	1 IX
0A 5	1A 5	2A 3	3A 5	4A 1	5A 1	6A 5	7A 4	8A 3	9A 1	AA 2	BA 3	CA 4	DA 4	EA 3	FA 3
BRSET5	BSET5	BPL	DEC	DECA	DECX	DEC	DEC	PULH	CLI	ORA	ORA	ORA	ORA	ORA	ORA
3 DIR	2 DIR	2 REL	2 DIR	1 INH	1 INH	2 IX1	1 IX	1 INH	1 INH	2 IMM	2 DIR	3 EXT	3 IX2	2 IX1	1 IX
0B 5	1B 5	2B 3	3B 7	4B 4	5B 4	6B 7	7B 6	8B 2	9B 1	AB 2	BB 3	CB 4	DB 4	EB 3	FB 3
BRCLR5	BCLR5	BMI	DBNZ	DBNZA	DBNZX	DBNZ	DBNZ	PSHH	SEI	ADD	ADD	ADD	ADD	ADD	ADD
3 DIR	2 DIR	2 REL	3 DIR	2 INH	2 INH	3 IX1	2 IX	1 INH	1 INH	2 IMM	2 DIR	3 EXT	3 IX2	2 IX1	1 IX
0C 5	1C 5	2C 3	3C 5	4C 1	5C 1	6C 5	7C 4	8C 1	9C 1		BC 3	CC 4	DC 4	EC 3	FC 3
BRSET6	BSET6	BMC	INC	INCA	INCX	INC	INC	CLRH	RSP		JMP	JMP	JMP	JMP	JMP
3 DIR	2 DIR	2 REL	2 DIR	1 INH	1 INH	2 IX1	1 IX	1 INH	1 INH		2 DIR	3 EXT	3 IX2	2 IX1	1 IX
0D 5	1D 5	2D 3	3D 4	4D 1	5D 1	6D 4	7D 3		9D 1	AD 5	BD 5	CD 6	DD 6	ED 5	FD 5
BRCLR6	BCLR6	BMS	TST	TSTA	TSTX	TST	TST		NOP	BSR	JSR	JSR	JSR	JSR	JSR
3 DIR	2 DIR	2 REL	2 DIR	1 INH	1 INH	2 IX1	1 IX		1 INH	2 REL	2 DIR	3 EXT	3 IX2	2 IX1	1 IX
0E 5 BRSET7 3 DIR	1E 5 BSET7 2 DIR	2E 3 BIL 2 REL	3E 6 CPHX 3 EXT	4E 6 MOV 3 DD	5E 5 MOV 2 DIX+	6E 4 MOV 3 IMD	7E 5 MOV 2 IX+D	8E 2+ STOP 1 INH	<sup>9E</sup> Page 2	AE 2 LDX 2 IMM	BE 3 LDX 2 DIR	CE 4 LDX 3 EXT	DE 4 LDX 3 IX2	EE 3 LDX 2 IX1	FE 3 LDX 1 IX
0F 5	1F 5	2F 3	3F 5	4F 1	5F 1	6F 5	7F 4	8F 2+	9F 1	AF 2	BF 3	CF 4	DF 4	EF 3	FF 2
BRCLR7	BCLR7	BIH	CLR	CLRA	CLRX	CLR	CLR	WAIT	TXA	AIX	STX	STX	STX	STX	STX
3 DIR	2 DIR	2 REL	2 DIR	1 INH	1 INH	2 IX1	1 IX	1 INH	1 INH	2 IMM	2 DIR	3 EXT	3 IX2	2 IX1	1 IX

INH	Inherent
IMM	Immediate
DIR	Direct
EXT	Extended
DD	DIR to DIR
IX+D	IX+ to DIR

REL IX IX1 IX2 IMD DIX+

Relative Indexed, No Offset Indexed, 8-Bit Offset Indexed, 16-Bit Offset IMM to DIR DIR to IX+

Stack Pointer, 8-Bit Offset Stack Pointer, 16-Bit Offset Indexed, No Offset with Post Increment Indexed, 1-Byte Offset with Post Increment

SP1 SP2 IX+

IX1+

Opcode in Hexadecimal F0 O 3 SUB IX IX HCS08 Cycles Instruction Mnemonic Addressing Mode Number of Bytes 1

88

Reference Manual

CPU08 — Rev. 3.0

## Table 4-11. Opcode Map (Sheet 2 of 2)

Bit-Manipulation	Branch	Read-Modify-W	Vrite	Cor	ntrol			Register	/Memory		
			9E60 6 NEG 3 SP1						9ED0 5 SUB 4 SP2	9EE0 4 SUB 3 SP1	
			9E61 6 CBEQ 4 SP1						9ED1 5 CMP 4 SP2	9EE1 4 CMP 3 SP1	
									9ED2 5 SBC 4 SP2	9EE2 4 SBC 3 SP1	
			9E63 6 COM 3 SP1						9ED3 5 CPX 4 SP2	9EE3 4 CPX 3 SP1	9EF3 6 CPHX 3 SP1
			9E64 6 LSR 3 SP1						9ED4 5 AND 4 SP2	9EE4 4 AND 3 SP1	
									9ED5 5 BIT 4 SP2	9EE5 4 BIT 3 SP1	
			9E66 6 ROR 3 SP1						9ED6 5 LDA 4 SP2	9EE6 4 LDA 3 SP1	
			9E67 6 ASR 3 SP1						9ED7 5 STA 4 SP2	9EE7 4 STA 3 SP1	
			9E68 6 LSL 3 SP1						9ED8 5 EOR 4 SP2	9EE8 4 EOR 3 SP1	
			9E69 6 ROL 3 SP1						9ED9 5 ADC 4 SP2	9EE9 4 ADC 3 SP1	
			9E6A 6 DEC 3 SP1						9EDA 5 ORA 4 SP2	9EEA 4 ORA 3 SP1	
			9E6B 8 DBNZ 4 SP1						9EDB 5 ADD 4 SP2	9EEB 4 ADD 3 SP1	
			9E6C 6 INC 3 SP1								
			9E6D 5 TST 3 SP1								
						9EAE 5 LDHX 2 IX	9EBE 6 LDHX 4 IX2	9ECE 5 LDHX 3 IX1	9EDE 5 LDX 4 SP2	9EEE 4 LDX 3 SP1	9EFE 5 LDHX 3 SP1
			9E6F 6 CLR 3 SP1						9EDF 5 STX 4 SP2	9EEF 4 STX 3 SP1	9EFF 5 STHX 3 SP1

INH IMM DIR EXT DD IX+D

Inherent Immediate Direct Extended DIR to DIR IX+ to DIR

REL IX IX1 IX2 IMD DIX+ Relative Indexed, No Offset Indexed, 8-Bit Offset Indexed, 16-Bit Offset IMM to DIR DIR to IX+

Stack Pointer, 8-Bit Offset Stack Pointer, 16-Bit Offset Indexed, No Offset with Post Increment Indexed, 1-Byte Offset with Post Increment

IX1+

SP1 SP2 IX+

Note: All Sheet 2 Opcodes are Preceded by the Page 2 Prebyte (9E)

Prebyte (9E) and Opcode in Hexadecimal 9E60 6 NEG 3 SP1 HCS08 Cycles Instruction Mnemonic Addressing Mode Number of Bytes 3

**Reference Manual** 

CPU08 — Rev. 3.0

.

## **Section 5. Instruction Set**

## 5.1 Contents

5.2	Introducti	on94
5.3	Nomencla	ature
5.4	Conventio	on Definitions
5.5	Instructio	n Set
	ADC	Add with Carry 100
	ADD	Add without Carry 101
	AIS	Add Immediate Value (Signed)
		to Stack Pointer 102
	AIX	Add Immediate Value (Signed)
		to Index Register 103
	AND	Logical AND
	ASL	Arithmetic Shift Left 105
	ASR	Arithmetic Shift Right 106
	BCC	Branch if Carry Bit Clear 107
	BCLR n	Clear Bit <i>n</i> in Memory 108
	BCS	Branch if Carry Bit Set 109
	BEQ	Branch if Equal 110
	BGE	Branch if Greater Than or Equal To 111
	BGT	Branch if Greater Than 112
	BHCC	Branch if Half Carry Bit Clear 113
	BHCS	Branch if Half Carry Bit Set 114
	BHI	Branch if Higher
	BHS	Branch if Higher or Same 116
	BIH	Branch if IRQ Pin High 117
	BIL	Branch if IRQ Pin Low 118
	BIT	Bit Test 119
	BLE	Branch if Less Than or Equal To 120
	BLO	Branch if Lower 121

CPU08 — Rev. 3.0

**Reference Manual** 

BLS	Branch if Lower or Same	122
BLT	Branch if Less Than	123
BMC	Branch if Interrupt Mask Clear	124
BMI	Branch if Minus	125
BMS	Branch if Interrupt Mask Set	126
BNE	Branch if Not Equal	127
BPL	Branch if Plus	128
BRA	Branch Always.	129
BRCLR n	Branch if Bit <i>n</i> in Memory Clear	131
BRN	Branch Never	132
BRSET n	Branch if Bit <i>n</i> in Memory Set	133
BSET n	Set Bit <i>n</i> in Memory	134
BSR	Branch to Subroutine	135
CBEQ	Compare and Branch if Equal	136
CLC	Clear Carry Bit.	137
CLI	Clear Interrupt Mask Bit.	138
CLR	Clear	139
CMP	Compare Accumulator with Memory	140
COM	Complement (One's Complement)	141
CPHX	Compare Index Register with Memory	142
CPX	Compare X (Index Register Low) with Memory	143
DAA	Decimal Adjust Accumulator	144
DBNZ	Decrement and Branch if Not Zero	146
DEC	Decrement	147
DIV	Divide	148
EOR	Exclusive-OR Memory with Accumulator	149
INC	Increment	150
JMP	Jump	151
JSR	Jump to Subroutine	152
LDA	Load Accumulator from Memory	153
LDHX	Load Index Register from Memory	154
LDX	Load X (Index Register Low) from Memory	155
LSL	Logical Shift Left	156
LSR	Logical Shift Right	157
MOV	Move	158
MUL	Unsigned Multiply	159
NEG	Negate (Two's Complement)	160
NOP	No Operation	161

**Reference Manual** 

CPU08 — Rev. 3.0

\_

NSA	Nibble Swap Accumulator	162
ORA	Inclusive-OR Accumulator and Memory	163
PSHA	Push Accumulator onto Stack	164
PSHH	Push H (Index Register High) onto Stack	165
PSHX	Push X (Index Register Low) onto Stack	166
PULA	Pull Accumulator from Stack	167
PULH	Pull H (Index Register High) from Stack	<b>168</b>
PULX	Pull X (Index Register Low) from Stack	169
ROL	Rotate Left through Carry	170
ROR	Rotate Right through Carry	171
RSP	Reset Stack Pointer	172
RTI	Return from Interrupt	173
RTS	Return from Subroutine	174
SBC	Subtract with Carry	175
SEC	Set Carry Bit	176
SEI	Set Interrupt Mask Bit	177
STA	Store Accumulator in Memory	178
STHX	Store Index Register	179
STOP	Enable IRQ Pin, Stop Processing	180
STX	Store X (Index Register Low) in Memory	181
SUB	Subtract	182
SWI	Software Interrupt	183
TAP	Transfer Accumulator to Processor	
	Status Byte	184
TAX	Transfer Accumulator to X	
	(Index Register Low)	185
TPA	Transfer Processor Status Byte	
	to Accumulator	186
TST	Test for Negative or Zero	187
TSX	Transfer Stack Pointer to Index Register	188
TXA	Transfer X (Index Register Low)	
	to Accumulator	189
TXS	Transfer Index Register to Stack Pointer	190
WAIT	Enable Interrupts; Stop Processor	191

## 5.2 Introduction

This section contains detailed information for all HC08 Family instructions. The instructions are arranged in alphabetical order with the instruction mnemonic set in larger type for easy reference.

## 5.3 Nomenclature

This nomenclature is used in the instruction descriptions throughout this section.

### Operators

- () = Contents of register or memory location shown inside parentheses
- $\leftarrow$  = Is loaded with (read: "gets")
- & = Boolean AND
- | = Boolean OR
- $\oplus$  = Boolean exclusive-OR
- $\times$  = Multiply
- ÷ = Divide
- : = Concatenate
- + = Add
- = Negate (two's complement)
- « = Sign extend

#### **CPU registers**

- A = Accumulator
- CCR = Condition code register
  - H = Index register, higher order (most significant) eight bits
  - X = Index register, lower order (least significant) eight bits
  - PC = Program counter
- PCH = Program counter, higher order (most significant) eight bits
- PCL = Program counter, lower order (least significant) eight bits
  - SP = Stack pointer

**Reference Manual** 

### Memory and addressing

- M = A memory location or absolute data, depending on addressing mode
- M:M + \$0001= A 16-bit value in two consecutive memory locations. The higher-order (most significant) eight bits are located at the address of M, and the lower-order (least significant) eight bits are located at the next higher sequential address.
  - *rel* = The relative offset, which is the two's complement number stored in the last byte of machine code corresponding to a branch instruction

## Condition code register (CCR) bits

- V = Two's complement overflow indicator, bit 7
- H = Half carry, bit 4
- I = Interrupt mask, bit 3
- N = Negative indicator, bit 2
- Z = Zero indicator, bit 1
- C = Carry/borrow, bit 0 (carry out of bit 7)

#### Bit status BEFORE execution of an instruction (n = 7, 6, 5, ... 0)

For 2-byte operations such as LDHX, STHX, and CPHX, n = 15 refers to bit 15 of the 2-byte word or bit 7 of the most significant (first) byte.

- Mn = Bit n of memory location used in operation
- An = Bit n of accumulator
- Hn = Bit n of index register H
- Xn = Bit *n* of index register X
- bn = Bit n of the source operand (M, A, or X)

#### Bit status AFTER execution of an instruction

For 2-byte operations such as LDHX, STHX, and CPHX, n = 15 refers to bit 15 of the 2-byte word or bit 7 of the most significant (first) byte.

Rn = Bit n of the result of an operation (n = 7, 6, 5, ... 0)

#### CCR activity figure notation

- = Bit not affected
- 0 = Bit forced to 0
- 1 = Bit forced to 1
- \$ = Bit set or cleared according to results of operation
- U = Undefined after the operation

#### Machine coding notation

- dd = Low-order eight bits of a direct address \$0000-\$00FF (high byte assumed to be \$00)
- ee = Upper eight bits of 16-bit offset
- ff = Lower eight bits of 16-bit offset or 8-bit offset
- ii = One byte of immediate data
- jj = High-order byte of a 16-bit immediate data value
- kk = Low-order byte of a 16-bit immediate data value
- hh = High-order byte of 16-bit extended address
  - II = Low-order byte of 16-bit extended address
- rr = Relative offset

## Source forms

The instruction detail pages provide only essential information about assembler source forms. Assemblers generally support a number of assembler directives, allow definition of program labels, and have special conventions for comments. For complete information about writing source files for a particular assembler, refer to the documentation provided by the assembler vendor.

Typically, assemblers are flexible about the use of spaces and tabs. Often, any number of spaces or tabs can be used where a single space is shown on the glossary pages. Spaces and tabs are also normally allowed before and after commas. When program labels are used, there must also be at least one tab or space before all instruction mnemonics. This required space is not apparent in the source forms.

Everything in the source forms columns, *except expressions in italic characters*, is literal information which must appear in the assembly source file exactly as shown. The initial 3- to 5-letter mnemonic is always

a literal expression. All commas, pound signs (#), parentheses, and plus signs (+) are literal characters.

The definition of a legal label or expression varies from assembler to assembler. Assemblers also vary in the way CPU registers are specified. Refer to assembler documentation for detailed information. Recommended register designators are a, A, h, H, x, X, sp, and SP.

n	—	Any label or expression that evaluates to a single integer in the range 0–7
opr8i		Any label or expression that evaluates to an 8-bit immediate value
opr16i	—	Any label or expression that evaluates to a 16-bit immediate value
opr8a	_	Any label or expression that evaluates to an 8-bit value. The instruction treats this 8-bit value as the low order eight bits of an address in the direct page of the 64-Kbyte address space (\$00xx).
opr16a	—	Any label or expression that evaluates to a 16-bit value. The instruction treats this value as an address in the 64-Kbyte address space.
oprx8	—	Any label or expression that evaluates to an unsigned 8-bit value; used for indexed addressing

- *oprx16* Any label or expression that evaluates to a 16-bit value. Since the MC68HC08S has a 16-bit address bus, this can be either a signed or an unsigned value.
  - rel Any label or expression that refers to an address that is within –128 to +127 locations from the next address after the last byte of object code for the current instruction. The assembler will calculate the 8-bit signed offset and include it in the object code for this instruction.

#### Cycle-by-cycle execution

This information is found in the tables at the bottom of each instruction glossary page. Entries show how many bytes of information are accessed from different areas of memory during the course of instruction execution. With this information and knowledge of the bus frequency, a user can determine the execution time for any instruction in any system.

A single letter code in the column represents a single CPU cycle. There are cycle codes for each addressing mode variation of each instruction. Simply count code letters to determine the execution time of an instruction.

This list explains the cycle-by-cycle code letters:

- f Free cycle. This indicates a cycle where the CPU does not require use of the system buses. An f cycle is always one cycle of the system bus clock.
- p Program byte access
- r 8-bit data read
- s Stack 8-bit data (push)
- w 8-bit data write
- u Unstack 8-bit data (pull)
- v Vector fetch. Vectors are always fetched as two consecutive 8-bit accesses (v v) with the high byte first.

#### Address modes

- INH = Inherent (no operands)
- IMM = 8-bit or 16-bit immediate
- DIR = 8-bit direct
- EXT = 16-bit extended
  - IX = 16-bit indexed no offset
- IX+ = 16-bit indexed no offset, post increment (CBEQ and MOV only)
- IX1 = 16-bit indexed with 8-bit offset from H:X
- IX1+ = 16-bit indexed with 8-bit offset, post increment (CBEQ only)
- IX2 = 16-bit indexed with 16-bit offset from H:X
- REL = 8-bit relative offset
- SP1 = Stack pointer relative with 8-bit offset
- SP2 = Stack pointer relative with 16-bit offset

**Reference Manual** 

## **5.4 Convention Definitions**

Set refers specifically to establishing logic level 1 on a bit or bits.

**Cleared** refers specifically to establishing logic level 0 on a bit or bits.

A specific bit is referred to by mnemonic and bit number. A7 is bit 7 of accumulator A. A range of bits is referred to by mnemonic and the bit numbers that define the range. A [7:4] are bits 7 to 4 of the accumulator.

**Parentheses** indicate the contents of a register or memory location, rather than the register or memory location itself. (A) is the contents of the accumulator. In Boolean expressions, parentheses have the traditional mathematical meaning.

## 5.5 Instruction Set

The following pages summarize each instruction, including operation and description, condition codes and Boolean formulae, and a table with source forms, addressing modes, machine code, and cycles.

## **Instruction Set**

ADC	Add	with Car	ry			ADC
Operation	$A \gets (A) + (M) + (C)$					
Description	Adds the contents of places the result in A that are larger than a	f the C bit t A. This ope eight bits.	o the sum eration is r	of the conte useful for add	nts of A a dition of o	nd M and perands
Condition Codes and Boolean Formulae	V ↓ 1 V: A7&M7&R7   Set if a two's	1 A7&M7&F compeme	H ≎ - R7 nt overflov	I N - ↓ w resulted fro	z ↓ com the op	C ↓ eration;
	H: A3&M3   M38 Set if there w N: R7 Set if MSB of	R3   R3&/ as a carry result is 1	A3 from bit 3 ; cleared (	; cleared oth otherwise	erwise	
	Z: R7&R6&R5& Set if result is	R4&R3&R \$00; clea	2&R1&R0	<u>)</u> vise		
	C: A7&M7   M78 Set if there wa result; cleared	R7   R7&/ as a carry d otherwise	A7 from the r e	nost significa	ant bit (MS	SB) of the
Source Forms,	Source	Addr	Mach	ine Code	HC08	Access
Modes Machine	Form	Mode	Opcode	Operand(s)	Cycles	Detail
Code, Cycles, and	ADC #opr8i	IMM	A9	ii	2	рр
Access Details	ADC opr8a	DIR	B9	dd	3	rpp
	ADC opr16a	EXT	C9	hh ll	4	prpp
	ADC oprx16,X	IX2	D9	ee ff	4	prpp
	ADC oprx8,X	IX1	E9	ff	3	rpp
	ADC .X	IX	F9		3	rtp

CPU08 — Rev. 3.0

SP2

SP1

9ED9

9EE9

ee

ff

ff

5

4

oprx16,SP

oprx8,SP

ADC

ADC

\_

pprpp

prpp

# **ADD**

## Add without Carry

otherwise



Operation

 $A \leftarrow (A) + (M)$ 

Description

Adds the contents of M to the contents of A and places the result in A

Condition Codes	
and Boolean	V
Formulae	\$

V			Н	I	Ν	Z	С
\$	1	1	\$		\$	\$	\$
V:	A7&M7&R Set if a two cleared oth	7   A7&M o's completerwise	7&R7 ement ov	erflow re:	sulted fro	m the op	eration;
H:	A3&M3   M Set if there	3& <mark>R3</mark>   R was a ca	3&A3 arry from	bit 3; clea	ared othe	erwise	
N:	R7 Set if MSB	of result	is 1; clea	red other	wise		
Z:	R7&R6&R5 Set if result	5& <mark>R4&amp;</mark> R3 t is \$00; c	3&R2&R1 cleared of	&R0 therwise			
C:	A7&M7   M Set if there	7&R7   R was a ca	7&A7 arry from	the MSB	of the re	sult; clea	red

Source Forms, Addressing Modes, Machine Code, Cycles, and **Access Details** 

	Source	Addr.	Machine Code		de	HC08	Access
	Form	Mode	Opcode	Oper	and(s)	Cycles	Detail
ADD	#opr8i	IMM	AB	ii		2	рр
ADD	opr8a	DIR	BB	dd		3	rpp
ADD	opr16a	EXT	СВ	hh	II	4	prpp
ADD	oprx16,X	IX2	DB	ee	ff	4	prpp
ADD	oprx8,X	IX1	EB	ff		3	rpp
ADD	,Х	IX	FB			3	rfp
ADD	oprx16,SP	SP2	9EDB	ee	ff	5	pprpp
ADD	oprx8,SP	SP1	9EEB	ff		4	prpp

## **Instruction Set**

## Add Immediate Value (Signed) to Stack Pointer

## Operation

AIS

 $SP \leftarrow (SP) + (16 \ll M)$ 

Description Adds the immediate operand to the stack pointer (SP). The immediate value is an 8-bit two's complement signed operand. The 8-bit operand is sign-extended to 16 bits prior to the addition. The AIS instruction can be used to create and remove a stack frame buffer that is used to store temporary variables.

This instruction does not affect any condition code bits so status information can be passed to or from a subroutine or C function and allocation or deallocation of space for local variables will not disturb that status information.

Condition Codes	None aff	ected						
and Boolean								
Formulae	V			Н	I	Ν	Z	С
		1	1	—	_	_	-	_

Source Form, Addressing Mode, Machine Code, Cycle, and Access Detail

Source	Addr.	Mach	ine Code	HC08	Access
Form	Mode	Opcode	Operand(s)	Cycles	Detail
AIS #opr8i	IMM	A7	ii	2	рр

## **AIX** Add Immediate Value (Signed) to Index Register

# AIX

### Operation

 $H:X \leftarrow (H:X) + (16 \ll M)$ 

**Description** Adds an immediate operand to the 16-bit index register, formed by the concatenation of the H and X registers. The immediate operand is an 8-bit two's complement signed offset. The 8-bit operand is signextended to 16 bits prior to the addition.

This instruction does not affect any condition code bits so index register pointer calculations do not disturb the surrounding code which may rely on the state of CCR status bits.

Condition Codes	None aff	ected						
and Boolean								
Formulae	V			Н	Ι	Ν	Z	С
	—	1	1	—		_	_	_
• <b>-</b>								

Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

Source	Addr.	Machine Code		HC08	Access
Form	Mode	Opcode	Operand(s)	Cycles	Detail
AIX #opr8i	IMM	AF	ii	2	рр

MOTOROLA

## **Instruction Set**

## Logical AND

# AND

### Operation

AND

 $A \leftarrow (A) \& (M)$ 

Description

Performs the logical AND between the contents of A and the contents of M and places the result in A. Each bit of A after the operation will be the logical AND of the corresponding bits of M and of A before the operation.

Condition Codes and Boolean Formulae

\$	↓ —

- V: 0 Cleared
- N: R7
  - Set if MSB of result is 1; cleared otherwise
- Z: R7&R6&R5&R4&R3&R2&R1&R0 Set if result is \$00; cleared otherwise

Source Forms, Addressing Modes, Machine Code, Cycles, and Access Details

Source Form		Addr.	Mach	ine Co	de	HC08	Access Detail	
		Mode	Opcode	Oper	and(s)	Cycles		
AND	#opr8i	IMM	A4	ii		2	рр	
AND	opr8a	DIR	B4	dd		3	rpp	
AND	opr16a	EXT	C4	hh	II	4	prpp	
AND	oprx16,X	IX2	D4	ee	ff	4	prpp	
AND	oprx8,X	IX1	E4	ff		3	rpp	
AND	,Х	IX	F4			3	rfp	
AND	oprx16,SP	SP2	9ED4	ee	ff	5	pprpp	
AND	oprx8,SP	SP1	9EE4	ff		4	prpp	

#### **Reference Manual**

**ASL** 

## Arithmetic Shift Left (Same as LSL)

Set if, before the shift, the MSB of A, X, or M was set; cleared otherwise

## Source Forms, Addressing Modes, Machine Code, Cycles, and Access Details

ASL

Operation

Description

**Condition Codes** 

and Boolean Formulae

Source		Addr	Mach	ine Code	HC08	Access	
	Form	Mode	Opcode	Operand(s)	Cycles	Detail	
ASL	opr8a	DIR	38	dd	5	rfwpp	
ASLA		INH (A)	48		1	р	
ASLX		INH (X)	58		1	р	
ASL	oprx8,X	IX1	68	ff	5	rfwpp	
ASL	,Х	IX	78		4	rfwp	
ASL	<i>oprx8</i> ,SP	SP1	9E68	ff	6	prfwpp	

## **Instruction Set**

# ASR

## **Arithmetic Shift Right**

## Operation



#### Description

Shifts all bits of A, X, or M one place to the right. Bit 7 is held constant. Bit 0 is loaded into the C bit of the CCR. This operation effectively divides a two's complement value by 2 without changing its sign. The carry bit can be used to round the result.

#### Condition Codes and Boolean Formulae

V			Н	I	Ν	Z	С
\$	1	1			€	$\Leftrightarrow$	↔

V: R7⊕b0
Set if the exclusive-OR of the resulting N and C flags is 1; cleared otherwise

## N: R7 Set if MSB of result is 1; cleared otherwise

- Z: R7&R6&R5&R4&R3&R2&R1&R0 Set if result is \$00; cleared otherwise
- C: b0

Set if, before the shift, the LSB of A, X, or M was set; cleared otherwise

## Source Forms, Addressing Modes, Machine Code, Cycles, and Access Details

Source Form		Addr.	Mach	HC08	Access	
		Mode	Opcode	Operand(s)	Cycles	Detail
ASR	opr8a	DIR	37	dd	5	rfwpp
ASRA		INH (A)	47		1	р
ASRX		INH (X)	57		1	р
ASR	oprx8,X	IX1	67	ff	5	rfwpp
ASR	,Х	IX	77		4	rfwp
ASR	oprx8,SP	SP1	9E67	ff	6	prfwpp

#### Reference Manual

BCC	Branch if Carry Bit Clear BCC (Same as BHS)								BCC	
Operation	If (C) = 0	0, PC ←	(PC) + \$(	0002	2 + <i>rel</i>					
	Simple b	oranch								
Description Condition Codes	Tests st be used operatio details c None af	ate of C I after shir ons on un of the exe fected	oit in CC ft or rotat signed n cution of	R ar e in umb the	nd cau structi bers. S branc	ses a ons Gee th	a bra or to ne B	anch if C check fe <b>RA</b> instr	is clear. or overflo uction for	BCC can w after further
	V				Н		I	Ν	Z	С
Formulae	_	1	1		—	_				
Source Form,										
Addressing Mode,		Source	Ac	ldr.		Mach	ine C	ode	HC08	Access
Machine Code,		Form	Mo	ode	Орс	ode	Оре	erand(s)	Cycles	Detail
Cycles, and	BCC	rel	R	EL		24	rr		3	ррр
Access Detail	Soo tha	<b>PDA</b> inc	truction f	or o	cump	ooni	ofol	Ibranch	oc and th	oir

See the **BRA** instruction for a summary of all branches and their complements.

## **Instruction Set**

Clear	Rit	<i>n</i> in	Memory
Cicai	ы	// 111	INICITIOT Y

# BCLR n

## Operation

BCLR n

M*n* ← 0

**Description** Clear bit n (n = 7, 6, 5, ... 0) in location M. All other bits in M are unaffected. In other words, M can be any random-access memory (RAM) or input/output (I/O) register address in the \$0000 to \$00FF area of memory. (Direct addressing mode is used to specify the address of the operand.) This instruction reads the specified 8-bit location, modifies the specified bit, and then writes the modified 8-bit value back to the memory location.

Condition Codes	None aff	ected						
and Boolean	V			Н	I	N	Z	С
Formulae		1	1			_		_

Source Forms, Addressing Modes, Machine Code, Cycles, and Access Details

Source		Addr.	Mach	ine Code	HC08	Access	
	Form	Mode	Opcode	Operand(s)	Cycles	Detail	
BCLR	0,opr8a	DIR (b0)	11	dd	5	rfwpp	
BCLR	1,opr8a	DIR (b1)	13	dd	5	rfwpp	
BCLR	2,opr8a	DIR (b2)	15	dd	5	rfwpp	
BCLR	3,opr8a	DIR (b3)	17	dd	5	rfwpp	
BCLR	4,opr8a	DIR (b4)	19	dd	5	rfwpp	
BCLR	5,opr8a	DIR (b5)	1B	dd	5	rfwpp	
BCLR	6,opr8a	DIR (b6)	1D	dd	5	rfwpp	
BCLR	7,opr8a	DIR (b7)	1F	dd	5	rfwpp	
Instruction Set	t						
-----------------	---						
-----------------	---						

1	09

**Reference Manual** 

BCS		Branc (S	h if Car ame as	ry I BL	Bit S .O)	et				BCS	
Operation	If (C) = 1, PC $\leftarrow$ (PC) + \$0002 + rel										
	Simple branch										
Description Condition Codes	Tests the BCS car after ope further d	Tests the state of the C bit in the CCR and causes a branch if C BCS can be used after shift or rotate instructions or to check for o after operations on unsigned numbers. See the <b>BRA</b> instruction further details of the execution of the branch.								C is set. overflow on for	
and Boolean	V				н і		I	N	Z	С	
Formulae	_	1	1			_	_	—	—	—	
Source Form,											
Addressing Mode,	Source		Ade	dr.		Mach	ine C	ode	HC08	Access	
Machine Code,		Form	Mo	de	Орс	Opcode O		erand(s)	Cycles	Detail	
Cycles, and	BCS	rel	RE	L	25		rr		3	ррр	
Access Detail	See the	RPA inc	truction fo	vr o	summ	10rv	of al	l branch	es and th	oir	

BEQ	Branch if Equal BEC										
Operation	If (Z) = 1, PC $\leftarrow$ (PC) + \$0002 + rel										
	Simple branch; may be used with signed or unsigned operations										
Description	Tests the state of the Z bit in the CCR and causes a branch if Z is set Compare instructions perform a subtraction with two operands and produce an internal result without changing the original operands. If the two operands were equal, the internal result of the subtraction for the compare will be zero so the Z bit will be equal to one and the BEQ will cause a branch.										
	This instruction can also be used after a load or store without having to do a separate test or compare on the loaded value. See the <b>BRA</b> instruction for further details of the execution of the branch.										
Condition Codes	None affected										
Formulae	V — 1	1	н	 	N 	Z	с —				
Source Form,	L 1	ı I				1	L]				

Source Form,
Addressing Mode,
Machine Code,
Cycles, and
Access Detail

Source	Addr.	Mach	ine Code	HC08	Access	
Form	m Mode Opco		Operand(s)	Cycles	Detail	
BEQ rel	REL	27	rr	3	ррр	

BGE	Bran	ch if G	reat	er Tha	n or E	Equ	al T	ο		BGE	
Operation	lf (N⊕ V	/) = 0, P0	C ←	(PC) + \$	0002 ·	+ rel					
	For sign if (Accur	ed two's nulator)	com ≥ (M	nplemen lemory),	: value then b	s ranc	h				
Description	If the BG CPHX, 0 the two's than or e	If the BGE instruction is executed immediately after execution of a CMP, CPHX, CPX, SBC, or SUB instruction, the branch occurs if and only if the two's complement number in the A, X, or H:X register was greater than or equal to the two's complement number in memory.									
<b>Condition Codes</b>	None aff	fected									
and Boolean	V				Н		I	Ν	Z	С	
Formulae		1		1		_	_		—	—	
Source Form,											
Addressing Mode,	S	Source		Addr.		Mach	ine C	ode	HC08	Access	
Machine Code,		Form		Mode	Орс	ode	Ор	erand(s)	Cycles	Detail	
Cycles and	BGE	rel		REL		90	rr		3	ррр	

See the BRA instruction for a summary of all branches and their complements.

Cycles, and **Access Detail** 

BGT	Branch if Greater Than <b>BG</b>										BGT
Operation	If (Z)   (N $\oplus$ V) = 0, PC $\leftarrow$ (PC) + \$0002 + rel										
	For signed two's complement values if (Accumulator) > (Memory), then branch										
Description	If the BG CPHX, 0 the two's than the	If the BGT instruction is executed immediately after execution of a CMP, CPHX, CPX, SBC, or SUB instruction, the branch will occur if and only if the two's complement number in the A, X, or H:X register was greater than the two's complement number in memory.									
Condition Codes	None affected										
and Boolean Formulae	V —	1		1		н —	-	 _	N —	Z	с —
Source Form,											
Addressing Mode,	5	Source		Add	r.		Mach	ine Co	ode	HC08	Access
Machine Code,		Form		Mode		Орс	ode Op		erand(s)	Cycles	Detail
Cycles, and	BGT	rel		REL		92 rr			3	ррр	
Access Detail	Coo tho			lion fo				of all	المحممهم		

BHCC

## CPU08 — Rev. 3.0

#### Branch if Half Carry Bit Clear

Operation	If (H) = 0, PC $\leftarrow$	(PC) + \$0002 + rel
oporation	$\Pi(\Pi) = 0, \Pi \cup \infty$	$(10)$ $\psi \psi \psi \psi \psi \psi \psi$

**Description** Tests the state of the H bit in the CCR and causes a branch if H is clear. This instruction is used in algorithms involving BCD numbers that were originally written for the M68HC05 or M68HC08 devices. The DAA instruction in the HC08 simplifies operations on BCD numbers so BHCC and BHCS should not be needed in new programs. See the **BRA** instruction for further details of the execution of the branch.

Condition Codes	None aff	ected						
and Boolean Formulae	V			Н	I	N	Z	С
		1	1	—		—	—	—
	—	1	1	—	—	—	—	

Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

BHCC

Source	Addr.	Mach	ine Code	HC08	Access	
Form	Mode	Opcode	Operand(s)	Cycles	Detail	
BHCC rel	REL	28	rr	3	ррр	

BHCS	Branch if Half Carry Bit Set BHCS											
Operation	lf (H) = 1	If (H) = 1, PC $\leftarrow$ (PC) + \$0002 + rel										
Description	Tests the state of the H bit in the CCR and causes a branch if H is set. This instruction is used in algorithms involving BCD numbers that were originally written for the M68HC05 or M68HC08 devices. The DAA instruction in the HC08 simplifies operations on BCD numbers so BHCC and BHCS should not be needed in new programs. See the <b>BRA</b> instruction for further details of the execution of the branch.											
Condition Codes	None affected											
and Boolean	V				Н	I		Ν	Z	С		
Torritulae	—	1	1			_	_	_		—		
Source Form,												
Addressing Mode,	Source		Add	dr.		Mach	ine Co	ode	HC08	Access		
Machine Code,	- DU 00	Form	MOG	je	Орс	code Op		erand(s)	Cycles	Detail		
Cycles, and	BHCS	rel	RE	REL		29 rr			3	ррр		
Access Detail			luu atiana fa					ممممم	مائل اممر م	- i		

See the **BRA** instruction for a summary of all branches and their complements.

CPU08 — Rev. 3.0

BHI		Branch if Higher BH												
Operation	If (C)   (Z	2) = 0, PC	$\mathcal{C} \leftarrow (PC)$	+ \$0002	+ rel									
	For unsigned values, if (Accumulator) > (Memory), then branch													
Description	Causes a executed SUB inst the A, X, memory. LDX, ST, the carry execution	a branch l immedia ruction, t or H:X re General A, STHX, bit in the n of the b	if both C ately after he brancl egister wa ly not use , STX, or e CCR. So pranch.	and Z ar r execution n will occ as greate eful after of TST beca ee the <b>B</b> I	e cleared on of a Cl our if the u er than un CLR, COl ause thes RA instrue	. If the B MP, CPH Insigned signed b M, DEC, the instruction for	HI instruc IX, CPX, binary nu inary nun INC, LDA tions do r details of	tion is SBC, or Imber in hber in A, LDHX, not affect the						
Condition Codes	None aff	ected												
Formulae	V	1	1	Н	1	N	Z	С						
		1												
Source Form,														

Addressing Mode, Machine Code, Cycles, and Access Detail

Source	Addr.	Mach	ine Code	HC08	Access Detail	
Form	Mode	Opcode	Operand(s)	Cycles		
BHI <i>rel</i>	REL	22	rr	3	ррр	

BHS	Branch if Higher or Same B (Same as BCC)												
Operation	If $(C) = C$	If (C) = 0, PC $\leftarrow$ (PC) + \$0002 + rel											
	For unsigned values, if (Accumulator) $\ge$ (Memory), then branch												
Description	If the BH CPHX, C unsigned equal to after CLF because BRA ins	S instruct CPX, SBC d binary n the unsig R, COM, I these ins truction fo	ion is exe c, or SUB umber in ned binai DEC, INC tructions or further	cuted in instructi the A, X y numb LDA, Ll do not a details c	nmediatel ion, the bi or H:X ru er in mem DHX, LD> ffect the c of the exe	y after ex ranch wi egister w nory. Ge (, STA, S arry bit ir cution of	xecution of Il occur if vas greate nerally no STHX, ST the CCF	of a CMP, the er than or ot useful X, or TST R. See the ch.					
Condition Codes	None aff	ected											
and Boolean Formulae	V			Н		N	Z	С					
Tormulae	_	1	1	_	—		—	—					
Source Form,													
Addrogoing Mode		ourco	PPV	r	Machino C	odo		Accoss					

#### Addressing Mode, Machine Code, Cycles, and Access Detail

Source	Addr.	Mach	ine Code	HC08	Access	
Form	Mode	Opcode	Operand(s)	Cycles	Detail	
BHS rel	REL	24	rr	3	ррр	

BIH

**Reference Manual** 

117

## BIH

Branch if IRQ Pin High

Operation	If $\overline{\text{IRQ}}$ pin = 1, PC $\leftarrow$ (PC) + \$0002 + rel										
Description	Tests the state of the external interrupt pin and causes a branch if the pin is high. See the <b>BRA</b> instruction for further details of the execution of the branch.										
Condition Codes	None aff	fected									
and Boolean	V H I N Z C										
Formulae	—	1	1	—	—	—	_	—			

Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

Source	Addr.	Mach	ine Code	HC08	Access	
Form	Mode Opc		Operand(s)	Cycles	Detail	
BIH rel	REL	2F	rr	3	ррр	

BIL		Branch if IRQ Pin Low <b>BIL</b>												
Operation	If IRQ pi	n = 0, PC	$H \leftarrow (PC)$	+ \$(	0002 +	- rel								
Description	Tests the pin is low the brand	Tests the state of the external interrupt pin and causes a branch if the pin is low. See the <b>BRA</b> instruction for further details of the execution of the branch.												
Condition Codes and Boolean Formulae	None aff	ected	1		н —	_	 _	N 	Z	с —				
Source Form, Addressing Mode,	S	ource Form	Add	lr. le		/lach	ine Co	ode	HC08 Cycles	Access Detail				
Machine Code, Cycles, and Access Detail	BIL	rel	RE	L	Ορεο	2E	rr		3	ррр				

#### **Bit Test**

## BIT

#### Operation (A) & (M)

BIT

**Description** Performs the logical AND comparison of the contents of A and the contents of M and modifies the condition codes accordingly. Neither the contents of A nor M are altered. (Each bit of the result of the AND would be the logical AND of the corresponding bits of A and M.)

This instruction is typically used to see if a particular bit, or any of several bits, in a byte are 1s. A mask value is prepared with 1s in any bit positions that are to be checked. This mask may be in accumulator A or memory and the unknown value to be checked will be in memory or the accumulator A, respectively. After the BIT instruction, a BNE instruction will branch if any bits in the tested location that correspond to 1s in the mask were 1s.

Condition Codes								
and Boolean	V			Н		N	Z	С
Formulae	0	1	1	—		$\Leftrightarrow$	⇒	—
l olimaiao								

V: 0

Cleared

N: R7

- Set if MSB of result is 1; cleared otherwise
- Z: R7&R6&R5&R4&R3&R2&R1&R0 Set if result is \$00; cleared otherwise

#### Source Forms, Addressing Modes, Machine Code, Cycles, and Access Details

Sou	rce	Addr.	Mach	ine Co	de	HC08	Access Detail	
For	m	Mode	Opcode	Oper	rand(s)	Cycles		
BIT #oµ	or8i	IMM	A5	ii		2	рр	
BIT opi	r8a	DIR	B5	dd		3	rpp	
BIT opi	r16a	EXT	C5	hh	II	4	prpp	
BIT opi	rx16,X	IX2	D5	ee	ff	4	prpp	
BIT opi	rx8,X	IX1	E5	ff		3	rpp	
BIT ,X		IX	F5			3	rfp	
BIT opi	rx16,SP	SP2	9ED5	ee	ff	5	pprpp	
BIT opi	rx8,SP	SP1	9EE5	ff		4	prpp	

CPU08 — Rev. 3.0

**Reference Manual** 

BLE	Branch if Less Than or Equal To <b>BLE</b>											
Operation	lf (Z)   (N	l⊕V) = 1	, P(	C ← (I	PC)	+ \$0	002	+ rel	,			
	For signed two's complement numbers if (Accumulator) $\leq$ (Memory), then branch											
Description	If the BLE instruction is executed immediately after execution of a CMP, CPHX, CPX, SBC, or SUB instruction, the branch will occur if and only if the two's complement in the A, X, or H:X register was less than or equal to the two's complement number in memory.											
and Boolean	V	ecieu				н		I	N	Z	С	
Formulae		1		1		_	_	_	—	—	—	
Source Form, Addressing Mode, Machine Code,	S	ource Form		Addr. Mode (		Орсо	Machine Co Opcode Ope		ode erand(s)	HC08 Cycles	Access Detail	
Cycles, and	BLE	rel		REI	_		93	rr		3	ррр	
Access Detail	See the	BRA insti	ruct	ion fo	ra	summ	nary	of all	branch	es and the	eir	

complements.

BLO	Branch if Lower										BLO
Operation	If (C) = 1	∣, PC ← (	PC)	+ \$00	02	+ rel					
	For unsig	gned valu	ies,	if (Acc	cum	nulato	or) <	(Mer	mory), th	en branc	h
Description	If the BLO instruction is executed immediately after execution of a CMP, CPHX, CPX, SBC, or SUB instruction, the branch will occur if the unsigned binary number in the A, X, or H:X register was less than the unsigned binary number in memory. Generally not useful after CLR, COM, DEC, INC, LDA, LDHX, LDX, STA, STHX, STX, or TST because these instructions do not affect the carry bit in the CCR. See the <b>BRA</b> instruction for further details of the execution of the branch.										
Condition Codes	None aff	ected									
and Boolean	V					н	I		Ν	Z	С
Formulae	—	1		1	-	_	_	-	—	—	—
Source Form,	_										
Addressing Mode,	S	Source		Addr			Machi	ine Co	ode	HC08	Access
Machine Code,					;	Орс	ode	Оре	erand(s)	Cycles	Detall
Cycles, and	BLO	rel		REL			25	rr		3	ррр
Access Detail	See the	BRA inst	ruct	ion for	as	summ	hary	of al	l branch	es and th	eir

complements.

BLS	Branch if Lower or Same <b>BL</b>										
Operation	lf (C)   (Z	Z) = 1, PC	;←(	(PC)	+ \$(	0002 -	+ rel				
	For unsigned values, if (Accumulator) $\leq$ (Memory), then branch										
Description	Causes a branch if (C is set) or (Z is set). If the BLS instruction is executed immediately after execution of a CMP, CPHX, CPX, SBC, or SUB instruction, the branch will occur if and only if the unsigned binary number in the A, X, or H:X register was less than or equal to the unsigned binary number in memory. Generally not useful after CLR, COM, DEC, INC, LDA, LDHX, LDX, STA, STHX, STX, or TST because these instructions do not affect the carry bit in the CCR. See the <b>BRA</b> instruction for further details of the execution of the branch										
Condition Codes	None aff	ected									
and Boolean	V					Н	I	l	Ν	Z	С
Formulae	_	1		1			_	_	—	—	_
Source Form,											
Addressing Mode,	S	Source			lr.		Machi	ine Co	ode	HC08	Access
Machine Code,		Form		Mode		Opcode		Operand(s)		Cycles	Detail
Cycle and Access	BLS rel RE				L	23 rr			3	ррр	

Machine Code, Cycle, and Access Detail

BLT		Bran (Sigi	ch if ned	f Les Ope	s ra	Thaı nds)	n )				BLT
Operation	lf (N ⊕ \	/) = 1, PC	; ← (I	PC) +	- \$(	0002	+ rel				
	For sign if (Accur	ed two's o nulator) <	comp : (Me	oleme mory	nt ı ), tl	numb hen b	oers oranc	h			
Description Condition Codes	If the BL CPHX, C the two's the two's further d None aff	T instruct CPX, SBC s compler s compler letails of t fected	ion is ;, or S nent nent he ex	s exec SUB i numt numt xecut	cute nst per per ion	ed im ructic in the in m of th	medi on, th e A, ) emor e bra	iately e bra K, or y. So anch	/ after ex anch will H:X reg ee the E	kecution c occur if a ister was <b>RA</b> instru	of a CMP, nd only if less than lection for
and Boolean	V		_			Н	_	I	N	Z	С
Formulae	—	1	1	1			-	_			—
Source Form,											
Addressing Mode,	S	Source		Addr	-		Mach	ine Co	ode	HC08	Access
Machine Code,		Form		Mode	3	Орс	ode	Оре	erand(s)	Cycles	Detail
Cycles, and	BLT	rel		REL	-		91	rr		3	ррр
Access Detail	See the complen	BRA inst nents.	ructio	on for	a	sumn	nary	of al	l branch	es and th	eir

**Access Detail** 

BMC	Bra	anch if	Inte	errup	t N	lask	Clea	ar		E	BMC
Operation	If $(I) = 0$ ,	$PC \gets (I$	PC)	+ \$00	02 +	rel					
Description	Tests the interrupt executio	e state of s are ena n of the l	f the ableo bran	l bit ir d). See ch.	n the e the	e CCR e <mark>BRA</mark>	and inst	l cau tructi	ises a bra ion for fu	anch if I is rther deta	s clear (if ails of the
and Boolean Formulae	V	1		1		H —		-	N —	Z —	с —
Source Form,											
Addressing Mode, Machine Code,	8	Source Form		Add Mod	r. Ie	М Орсо	/lachi de	ne Co Ope	ode erand(s)	HC08 Cycles	Access Detail
Cycles, and	BMC	rel		RE			2C	rr		3	ррр

See the **BRA** instruction for a summary of all branches and their complements.

CPU08 — Rev. 3.0

BMI		Bra	nc	h if <b>I</b>	Min	us					BMI
Operation	lf (N) = 1	, PC ← (I	PC)	+ \$0	002	+ rel					
	Simple b	ranch; ma	ay I	be use	ed w	/ith sig	gnec	loru	insignec	l operatio	ns
Description	Tests the	e state of	the	N bit	in tl	ne CC	CR a	nd ca	auses a	branch if	N is set.
	Simply loading or storing A, X, or H:X will cause the N condition code bit to be set or cleared to match the most significant bit of the value loaded or stored. The BMI instruction can be used after such a load or store without having to do a separate test or compare instruction before the conditional branch. See the <b>BRA</b> instruction for further details of the execution of the branch.										
Condition Codes	None aff	ected									
and Boolean	V					н	ļ		Ν	Z	С
Formulae	—	1		1			_	-	_	—	—
Source Form,											
Addressing Mode,	S	ource		Add	r.		Mach	ine Co	ode	HC08 Cycles	Access Detail
Machine Code,	BMI	rel		RF		Орсо	ode 2B	Ope	erand(s)	3	nnn
Cycles, and					_		20			0	444

#### Machine Code, Cycles, and **Access Detail**

Source	Addr.	Mach	ine Code	HC08	Access
Form	Mode	Opcode	Operand(s)	Cycles	Detail
BMI <i>rel</i>	REL	2B	rr	3	ррр

**Access Detail** 

BMS	Ві	ranch if	Int	erru	pt l	Mask	c Se	t		I	BMS
Operation	If (I) = 1,	$PC \gets (F$	PC)	+ \$00	02 -	+ rel					
Description	Tests the interrupts executio	e state of s are disa n of the b	the able oran	I bit i d). S∉ ch.	n the	e CCI RA ir	R an Istru	d ca ction	uses a b for furth	ranch if I her details	is set (if s of the
Condition Codes and Boolean Formulae	None aff	ected		1		н		_	N	Z	C
Source Form,				Δdd	lr.	I	Machi	ine Cr	ode	HC08	Access
Machine Code,	BMS	Form		Mod	le	Орсо		Ope	erand(s)	Cycles	Detail
Cycles, and		101			L		20			5	444

See the **BRA** instruction for a summary of all branches and their complements.

**Reference Manual** 

BNE		Bran	ch if N	ot E	Equa	I				BNE
Operation	If (Z) = 0	), PC ← (	PC) + \$(	002	+ rel					
	Simple b	oranch, m	ay be us	ed v	with si	gneo	doru	unsigned	operatio	ns
Description	Tests the	e state of	the Z bi	t in t	he CC	CR a	nd ca	auses a l	oranch if	Z is clear
	Followin argumer or store value. So branch.	g a comp nts were r without h ee the <b>BF</b>	oare or su not equal aving to <b>RA</b> instru	ubtra . Thi do a ctioi	act ins is insti a sepa n for fu	truction ruction arate urthe	ion, on ca test er def	the bran an also be or comp ails of th	ch will oc e used af are on th e execut	cur if the ter a load e loaded ion of the
Condition Codes	None aff	ected								
and Boolean Formulae	V		1		Н		I	N	Z	С
		1	1		_	_	_		_	_
Source Form,	_									
Addressing Mode,	S	Source	Ad	dr.		Mach	ine Co	ode	HC08	Access
Machine Code, Cvcles, and	BNE	rel	RI	EL	Орс	ode 26	Ope rr	erand(s)	3	ppp
Access Detail	See the	<b>PDA</b> inct	ruction f	oro	cumm	onv	ofal	branche	and th	oir

BPL		Bra	ancł	n if P	lus					BPL
Operation	If $(N) = C$	), PC $\leftarrow$ (F	PC) +	\$000	2 + <i>r</i> e	1				
	Simple b	oranch								
Description	Tests the	e state of t	the N	bit in	the C	CR a	nd ca	auses a	branch if	N is clear
	Simply lo to be set or stored without h condition executio	bading or s or cleared I. The BPI having to c hal branch n of the bi	storin d to n _ inst do a s . See ranch	g A, X natch ructio separa e the E	, or H the m n can ate tes BRA ir	X wil ost si be us t or c nstruc	l caus gnific sed a compa ction f	se the N cant bit c fter suc are instr for furth	l condition of the valu h a load c ruction be er details	n code bit le loaded or store fore the of the
Condition Codes	None aff	ected								
and Boolean	V				Н		I	Ν	Z	С
Formulae	_	1	1		—	-	_	—	—	—
Source Form,										
Addressing Mode,	S	ource		Addr.		Mach	ine Co	de	HC08	Access
Machine Code,		Form		Mode	Ор	code	Оре	rand(s)	Cycles	Detail
Cycles and	BPL	rel		REL		2A	rr		3	ppp

Cycles, and **Access Detail** 

See the  $\ensuremath{\mathsf{BRA}}$  instruction for a summary of all branches and their complements.

**BRA** 

Operation

**BRA** 

 $PC \leftarrow (PC) + \$0002 + rel$ 

**Description** Performs an unconditional branch to the address given in the foregoing formula. In this formula, *rel* is the two's-complement relative offset in the last byte of machine code for the instruction and (PC) is the address of the opcode for the branch instruction.

A source program specifies the destination of a branch instruction by its absolute address, either as a numerical value or as a symbol or expression which can be numerically evaluated by the assembler. The assembler calculates the 8-bit relative offset *rel* from this absolute address and the current value of the location counter.

Condition Codes	None affe	ected						
and Boolean	V			Н	I	N	Z	С
l'Officiae	_	1	1	_	_	_	-	_

Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

Source	Addr.	Mach	ine Code	HC08	Access
Form	Mode	Opcode	Operand(s)	Cycles	Detail
BRA rel	REL	20	rr	3	ррр

The table on the facing page is a summary of all branch instructions.

The BRA description continues next page.

**Reference Manual** 

# BRA

#### Branch Always (Continued)

## BRA

Branch Instruction Summary 
 Table 5-1 is a summary of all branch instructions.

#### **Table 5-1. Branch Instruction Summary**

	Bran	ch		Compl	anch	Type	
Test	Boolean	Mnemonic	Opcode	Test	Mnemonic	Opcode	туре
r>m	(Z)   (N⊕V)=0	BGT	92	rð≤m	BLE	93	Signed
r≥m	(N⊕V)=0	BGE	90	r <m< td=""><td>BLT</td><td>91</td><td>Signed</td></m<>	BLT	91	Signed
r=m	(Z)=1	BEQ	27	r≠m	BNE	26	Signed
r≤m	(Z)   (N⊕V)=1	BLE	93	r>m	BGT	92	Signed
r <m< td=""><td>(N⊕V)=1</td><td>BLT</td><td>91</td><td>rŠ≥m</td><td>BGE</td><td>90</td><td>Signed</td></m<>	(N⊕V)=1	BLT	91	rŠ≥m	BGE	90	Signed
r>m	(C)   (Z)=0	BHI	22	rð≤m	BLS	23	Unsigned
r≥m	(C)=0	BHS/BCC	24	r <m< td=""><td>BLO/BCS</td><td>25</td><td>Unsigned</td></m<>	BLO/BCS	25	Unsigned
r=m	(Z)=1	BEQ	27	r≠m	BNE	26	Unsigned
r≤m	(C)   (Z)=1	BLS	23	r>m	BHI	22	Unsigned
r <m< td=""><td>(C)=1</td><td>BLO/BCS</td><td>25</td><td>rŠ≥m</td><td>BHS/BCC</td><td>24</td><td>Unsigned</td></m<>	(C)=1	BLO/BCS	25	rŠ≥m	BHS/BCC	24	Unsigned
Carry	(C)=1	BCS	25	No carry	BCC	24	Simple
result=0	(Z)=1	BEQ	27	result¦≠0	BNE	26	Simple
Negative	(N)=1	BMI	2B	Plus	BPL	2A	Simple
l mask	(I)=1	BMS	2D	I mask=0	BMC	2C	Simple
H-Bit	(H)=1	BHCS	29	H=0	BHCC	28	Simple
IRQ high	_	BIH	2F	—	BIL	2E	Simple
Always	_	BRA	20	Never	BRN	21	Uncond.

r = register: A, X, or H:X (for CPHX instruction) m = memory operand

During program execution, if the tested condition is true, the two's complement offset is sign-extended to a 16-bit value which is added to the current program counter. This causes program execution to continue at the address specified as the branch destination. If the tested condition is not true, the program simply continues to the next instruction after the branch.

CPU08 — Rev. 3.0

## BRCLR *n* Branch if Bit *n* in Memory Clear

BRCLR n

**Operation** If bit *n* of M = 0,  $PC \leftarrow (PC) + $0003 + rel$ 

**Description** Tests bit n (n = 7, 6, 5, ... 0) of location M and branches if the bit is clear. M can be any RAM or I/O register address in the \$0000 to \$00FF area of memory because direct addressing mode is used to specify the address of the operand.

The C bit is set to the state of the tested bit. When used with an appropriate rotate instruction, BRCLR *n* provides an easy method for performing serial-to-parallel conversions.

#### Condition Codes and Boolean Formulae

V			Н	I	Ν	Z	С
	1	1		—	_		\$

C: Set if Mn = 1; cleared otherwise

Sc	Source		Mach	ine Co	de	HC08	Access
F	orm	Mode	Opcode	Оре	rand(s)	Cycles	Detail
BRCLR	0,opr8a,rel	DIR (b0)	01	dd	rr	5	rpppp
BRCLR	1,opr8a,rel	DIR (b1)	03	dd	rr	5	rpppp
BRCLR	2,opr8a,rel	DIR (b2)	05	dd	rr	5	rpppp
BRCLR	3,opr8a,rel	DIR (b3)	07	dd	rr	5	rpppp
BRCLR	4,opr8a,rel	DIR (b4)	09	dd	rr	5	rpppp
BRCLR	5,opr8a,rel	DIR (b5)	0B	dd	rr	5	rpppp
BRCLR	6,opr8a,rel	DIR (b6)	0D	dd	rr	5	rpppp
BRCLR	7,opr8a,rel	DIR (b7)	0F	dd	rr	5	rpppp

Source Forms, Addressing Modes, Machine Code, Cycles, and Access Details

BRN		Bra	nch Nev	ver			BRN				
Operation	$PC \gets (F$	$C \leftarrow (PC) + $ \$0002									
Description	Never br operation instruction instruction another	anches. In e n (NOP) rec on set provic on is useful branch instr	effect, this juiring thre des a com during pro ruction wit	instruction ee cycles f plement fo ogram deb hout distu	n can be co or executio or the <b>BRA</b> ugging to r rbing the of	onsidered a on. Its inclus instruction. negate the e ffset byte.	2-byte no ion in the The BRN effect of				
	This inst Instructio code is r	ruction can on-based tir not portable	be useful ning delay to systen	in instruct /s are usu ns with diff	ion-based ally discour erent clock	timing delay raged becar speeds.	/s. use such				
Condition Codes and Boolean Formulae	V 	1	1	н — -	I N — —	Z	с —				
Source Form, Addressing Mode, Machine Code,	5	Source Form	Addr. Mode	Mach Opcode	nine Code Operand(s	HC08 Cycles	Access Detail				
Cycles, and Access Detail	BRN	rel	REL	21	rr	3	ppp				

See the **BRA** instruction for a summary of all branches and their complements.

CPU08 — Rev. 3.0

## BRSET *n* Branch if Bit *n* in Memory Set

BRSET n

**Operation** If bit *n* of M = 1,  $PC \leftarrow (PC) + \$0003 + rel$ 

**Description** Tests bit n (n = 7, 6, 5, ... 0) of location M and branches if the bit is set. M can be any RAM or I/O register address in the \$0000 to \$00FF area of memory because direct addressing mode is used to specify the address of the operand.

The C bit is set to the state of the tested bit. When used with an appropriate rotate instruction, BRSET *n* provides an easy method for performing serial-to-parallel conversions.

#### Condition Codes and Boolean Formulae

V			Н	I	Ν	Z	С
	1	1	_	—			↔

C: Set if Mn = 1; cleared otherwise

Sc	Source		Mach	ine Co	de	HC08	Access
F	orm	Mode	Opcode	Operand(s)		Cycles	Detail
BRSET	0,opr8a,rel	DIR (b0)	00	dd	rr	5	rpppp
BRSET	1,opr8a,rel	DIR (b1)	02	dd	rr	5	rpppp
BRSET	2,opr8a,rel	DIR (b2)	04	dd	rr	5	rpppp
BRSET	3,opr8a,rel	DIR (b3)	06	dd	rr	5	rpppp
BRSET	4,opr8a,rel	DIR (b4)	08	dd	rr	5	rpppp
BRSET	5,opr8a,rel	DIR (b5)	0A	dd	rr	5	rpppp
BRSET	6,opr8a,rel	DIR (b6)	0C	dd	rr	5	rpppp
BRSET	7,opr8a,rel	DIR (b7)	0E	dd	rr	5	rpppp

Source Forms, Addressing Modes, Machine Code, Cycles, and Access Details

BSET n		Set Bit <i>n</i> in Memory <b>BSE</b>								
Operation	M <i>n</i> ← 1									
Description	Set bit <i>n</i> M can be of memo address location, value ba	(n = 7, 6, s) e any RAI ory becaus of the ope modifies ck to the	5, 0) in M or I/O r se direct a erand. Th the speci memory I	loca egis addr is in fied ocat	ation M. ster addr ressing f structio bit, and tion.	All oti ess i node n rea then	ner bits ir n the \$00 is used ds the sp writes th	n M are ur 000 to \$00 to specify pecified 8- ne modifie	haffected. DFF area the bit ed 8-bit	
Condition Codes and Boolean	None aff v	ected		ł	Н	I	N	z	С	
Formulae	—	1	1	_	—		_	_	_	
Source Forms,										
Addressing	S	Source	Add	r.	Мас	hine C	ode	HC08	Access	
Modes, Machine		Form	Mod	е	Opcode	Ор	erand(s)	Cycles	Detail	
Code, Cycles, and	BSET	0, <i>opr8a</i>	DIR (b	o0)	10	dd		5	rfwpp	
Access Details	BSET	1, <i>opr8a</i>	DIR (t	51)	12	dd		5	rfwpp	
	BSET	2,opr8a	DIR (t	52)	14	dd		5	rfwpp	
	BSET	3,opr8a	DIR (b	53)	16	dd		5	rfwpp	

DIR (b4)

DIR (b5)

DIR (b6)

DIR (b7)

18

1A

1C

1E

dd

dd

dd

dd

5

5

5

5

rfwpp

rfwpp

rfwpp

rfwpp

BSET

BSET

BSET

BSET

4,opr8a

5,opr8a

6,opr8a

7,opr8a

**BSR** 

CPU08 — Rev. 3.0

#### **Branch to Subroutine**

Operation	PC ← (PC) + \$0002	Advance PC to return address
	Push (PCL); SP $\leftarrow$ (SP) – \$0001	Push low half of return address
	Push (PCH); SP $\leftarrow$ (SP) – \$0001	Push high half of return address
	$PC \leftarrow (PC) + \mathit{rel}$	Load PC with start address of
		requested subroutine

Description The program counter is incremented by 2 from the opcode address (so it points to the opcode of the next instruction which will be the return address). The least significant byte of the contents of the program counter (low-order return address) is pushed onto the stack. The stack pointer is then decremented by 1. The most significant byte of the contents of the program counter (high-order return address) is pushed onto the stack. The stack pointer is then decremented by 1. A branch then occurs to the location specified by the branch offset. See the BRA instruction for further details of the execution of the branch.

1

Condition Codes	None affected				
and Boolean	V				
Formulae	v 	1			

Source Form,

Addressing Mode, Machine Code, Cycles, and Access Detail

**BSR** 

Source	Addr.	Mach	ine Code	HC08	Access
Form	Mode	Opcode	Operand(s)	Cycles	Detail
BSR rel	REL	AD	rr	5	ssppp

L

Ν

\_\_\_\_\_

Н

\_\_\_\_

Ζ

\_\_\_\_

С

\_\_\_\_

CBEQ	Co	mpare	and Bra	anch if I	Equal		C	BEQ
Operation	For DIR o Or fo Or fo Or fo	or IMM m or IX+ mo or SP1 m or CBEQ)	nodes: de: ode: K:	if (A) = if (A) = if (A) = if (X) =	(M), PC (M); PC (M); PC (M); PC	← (PC) + ← (PC) + ← (PC) + ← (PC) +	\$0003 + \$0002 + \$0004 + \$0003 +	· rel · rel · rel · rel
Description	CBEQ compares the operand with the accumulator (or index register for CBEQX instruction) against the contents of a memory location and causes a branch if the register (A or X) is equal to the memory contents. The CBEQ instruction combines CMP and BEQ for faster table lookup routines and condition codes are not changed.							
	The IX+ addresse H:X is the IX1+ vari offset is a	variation ed by H:X en incren ation of ( added to	of the CE to A and hented re CBEQ op H:X to fo	BEQ instru I causes a gardless erates the rm the eff	uction co a branch of wheth e same w fective ad	mpares t if the ope er a bran vay excep ddress of	he opera erands ar ch is take ot that an the oper	nd e equal. en. The 8-bit and.
Condition Codes and Boolean	None aff	ected		Н	I	N	Z	С
		1	1	_				

S	Source		Mach	nine Co	ode	HC08	Access
Form		Mode	Opcode	Operand(s)		Cycles	Detail
CBEQ	opr8a,rel	DIR	31	dd	rr	5	rpppp
CBEQA	#opr8i,rel	IMM	41	ii	rr	4	рррр
CBEQX	#opr8i,rel	IMM	51	ii	rr	4	рррр
CBEQ	oprx8,X+,rel	IX1+	61	ff	rr	5	rpppp
CBEQ	,X+, <i>rel</i>	IX+	71	rr		5	rfppp
CBEQ	oprx8,SP,rel	SP1	9E61	ff	rr	6	prpppp

# CLC

Operation

CLC

C bit  $\leftarrow 0$ 

**Description** Clears the C bit in the CCR. CLC may be used to set up the C bit prior to a shift or rotate instruction that involves the C bit. The C bit can also be used to pass status information between a subroutine and the calling program.

Condition Codes								
and Boolean	V			Н	I	Ν	Z	С
Formulae	_	1	1	—	—	—		0

C: 0 Cleared

Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

Source	Addr.	Mach	ine Code	HC08	Access
Form	Mode	Opcode	Operand(s)	Cycles	Detail
CLC	INH	98		1	р

CLI

	Clear	Interrupt	Mask Bit
--	-------	-----------	----------

#### **Operation** I bit $\leftarrow 0$

Description Clears the interrupt mask bit in the CCR. When the I bit is clear, interrupts are enabled. The I bit actually changes to zero at the end of the cycle where the CLI instruction executes. This is too late to recognize an interrupt that arrived before or during the CLI instruction so if interrupts were previously disabled, the next instruction after a CLI will always be executed even if there was an interrupt pending prior to execution of the CLI instruction.

Condition Codes and Boolean	V			Н	I	N	Z	С
Formulae	_	1	1	—	0	_		—
	l: 0 C	leared						

Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

<b>)</b> ,	Source	Addr.	Mach	ine Code	HC08	Access Detail	
	Form	Mode	Opcode	Operand(s)	Cycles		
	CLI	INH	9A		1	р	

## CLR

CLR
-----

Operation	

A ← \$00						
<b>Or</b> M ← \$00						
<b>Or</b> X ← \$00						
<b>Or</b> H ← \$00						

#### Description

The contents of memory (M), A, X, or H are replaced with zeros.

#### Condition Codes and Boolean Formulae

V			Н	I	Ν	Z	С
0	1	1	_		0	1	
V: 0 C	eared						
N: 0 Cl	eared						
Z: 1 Se	et						

#### Source Forms,

Addressing
Modes. Machine
Code, Cycles, and
Access Details

	Source	Addr.	Mach	ine Code	HC08	Access
	Form	Mode	Opcode	Operand(s)	Cycles	Detail
CLR	opr8a	DIR	3F	dd	5	rfwpp
CLRA		INH (A)	4F		1	р
CLRX		INH (X)	5F		1	р
CLRH		INH (H)	8C		1	р
CLR	oprx8,X	IX1	6F	ff	5	rfwpp
CLR	,Х	IX	7F		4	rfwp
CLR	oprx8,SP	SP1	9E6F	ff	6	prfwpp

СМР	Com	pare Accun	nulator	with Me	mor	у	(	СМР
Operation	(A) – (N	Л)						
Description	Compares the contents of A to the contents of M and sets the condition codes, which may then be used for arithmetic (signed or unsigned) and logical conditional branching. The contents of both A and M are unchanged.							
Condition Codes								
and Boolean	V ↑	1	1	H 			Z	C ↑
Source Forms	N:   Z:   C:	Set if a two's of cleared otherw a positive result, positive numb positive numb R7 Set if MSB of r R7&R6&R5&F Set if result is A7&M7   M7& Set if the unsig the unsigned v	compleme vise. Litera ober is sub or, if a ne er with a r result is 1 R4&R3&R \$00; clean kR7   R7& ned value alue of the	ret overflo ally read, otracted fr egative nu negative nu negative r ; cleared 2&R1&R0 red otherv A7 of the cor e accumula	w res an ov om a umbe esult other other other ator;	sulted fraverflow of a negative r is subf wise	om the op condition /e numbe tracted fro	peration; occurs if r with a om a ger than
Addressing		Source	Addr.	Machine Code HC08 Access			Access	
Modes. Machine		Form	Mode	Opcode	Оре	erand(s)	Cycles	Detail
Code, Cycles, and	CMP	#opr8i	IMM	A1	ii		2	рр
Access Details	CMP	opr8a	DIR	B1	dd		3	rpp
	CMP	opr16a	EXT	C1	hh	II	4	prpp
	CMP	oprx16,X	IX2	D1	ee	ff	4	prpp
	CMP	oprx8,X	IX1	E1	ff		3	rpp
	CMP	,Х	IX	F1			3	rfp
	CMP	oprx16,SP	SP2	9ED1	ee	ff	5	pprpp

#### Reference Manual

CPU08 — Rev. 3.0

4

SP1

9EE1 ff

CMP

oprx8,SP

prpp

## COM

## Complement (One's Complement)

## COM

Operation	$A \leftarrow \overline{A} =$ Or X Or M	$\begin{array}{l} FF - (A \\ \leftarrow \overline{X} = \$ \\ \leftarrow \overline{M} = \$ \end{array}$	) FF – (X) §FF – (M)	)					
Description	Replaces of A, X, c	s the cont or M is rep	ents of A placed wi	, X, or M ith the co	with t omple	he or ment	ne's con t of that	nplement bit.	. Each bit
Condition Codes and Boolean	V			Н	I		N	Z	С
Formulae	0	1	1			-	$\updownarrow$	\$	1
	<ul> <li>V: 0 Cleared</li> <li>N: R7 Set if MSB of result is 1; cleared otherwise</li> <li>Z: R7&amp;R6&amp;R5&amp;R4&amp;R3&amp;R2&amp;R1&amp;R0 Set if result is \$00; cleared otherwise</li> <li>C: 1</li> </ul>								
	Se	et							
Source Forms,									
Addressing	S	ource	Add	lr.	Machi	ne Co	de	HC08	Access
Modes, Machine	<b>-</b>		IVIOC	op Op	code	Oper	rand(s)	- cycles	Detail

Code, Cycles, and

Access Details

5	Source		ce Addr. Machine			Access
	Form	Mode	Opcode	Operand(s)	Cycles	Detail
COM	opr8a	DIR	33	dd	5	rfwpp
COMA		INH (A)	43		1	р
COMX		INH (X)	53		1	р
COM	oprx8,X	IX1	63	ff	5	rfwpp
COM	,Х	IX	73		4	rfwp
СОМ	oprx8,SP	SP1	9E63	ff	6	prfwpp

СРНХ	Compare Index Register with Memory								РНХ
Operation	(H:X) – (M:M + \$0001)								
Description	CPHX compares index register (H:X) with the 16-bit value in memory and sets the condition codes, which may then be used for arithmetic (signed or unsigned) and logical conditional branching. The contents of both H:X and M:M + \$0001 are unchanged.								
Condition Codes and Boolean Formulae	V ¢	1	1	-	H —	 	<u>N</u> ↓	Z ¢	C ¢
	V: H7&M15&R15   H7&M15&R15 Set if a two's complement overflow resulted from the operation cleared otherwise								eration;
	N: R15 Set if MSB of result is 1; cleared otherwise								
	Z: R15&R14&R13&R12&R11&R10&R9&R8 &R7&R6&R5&R4&R3&R2&R1&R0 Set if the result is \$0000; cleared otherwise								
	<ul> <li>C: H7&amp;M15   M15&amp;R15   R15&amp;H7</li> <li>Set if the absolute value of the contents of memory is larger than the absolute value of the index register; cleared otherwise</li> </ul>								
Source Forms, Addressing Medee, Machine	So Fo	urce orm	Ada Mod	lr. le	l Oper	Machine Co	ode	HC08 Cycles	Access Detail

Addressing	Source		Addr.	Machine Code			HC08	Access
Modes, Machine	F	orm	Mode	Opcode	Oper	and(s)	Cycles	Detail
Code. Cycles. and	CPHX a	#opr	IMM	65	jj	ii+1	3	ррр
Access Details	CPHX	opr	DIR	75	dd		4	rrfpp

\_

## **CPX** Compare X (Index Register Low) with Memory



#### 

**Condition** Codes

**Description** Compares the contents of X to the contents of M and sets the condition codes, which may then be used for arithmetic (signed or unsigned) and logical conditional branching. The contents of both X and M are unchanged.

and Boolean	V			Н	I	N	Z	С
Formulae	\$	1	1	—		\$	\$	\$

V: X7&M7&R7 | X7&M7&R7 Set if a two's complement overflow resulted from the operation; cleared otherwise

N: R7 Set if MSB of result of the subtraction is 1; cleared otherwise

- Z: R7&R6&R5&R4&R3&R2&R1&R0 Set if result is \$00; cleared otherwise
- C:  $\overline{X7}$ &M7 | M7&R7 | R7& $\overline{X7}$ Set if the unsigned value of the contents of memory is larger than the unsigned value in the index register; cleared otherwise

Source Forms, Addressing Modes, Machine Code, Cycles, and Access Details

Source Form		Addr.	Mach	ine Cod	HC08	Access Detail	
		Mode	Opcode	Operand(s)			
CPX	#opr8i	IMM	A3	ii		2	рр
CPX	opr8a	DIR	B3	dd		3	rpp
CPX	opr16a	EXT	C3	hh	II	4	prpp
CPX	oprx16,X	IX2	D3	ee	ff	4	prpp
CPX	oprx8,X	IX1	E3	ff		3	rpp
CPX	,Х	IX	F3			3	rfp
CPX	oprx16,SP	SP2	9ED3	ee	ff	5	pprpp
CPX	<i>oprx8</i> ,SP	SP1	9EE3	ff		4	prpp

Reference Manual

DAA	Decimal Adjust Accumulator DAA									
Operation	(A) <sub>10</sub>									
Description	Adjusts the contents of the accumulator and the state of the CCR carry bit after an ADD or ADC operation involving binary-coded decimal (BCD) values, so that there is a correct BCD sum and an accurate carry indication. The state of the CCR half carry bit affects operation. Refer to <b>Table 5-2</b> for details of operation.									
Condition Codes and Boolean Formulae	V U 1 V: U Undefined N: R7 Set if MSB of r Z: R7&R6&R5&F Set if result is C: Set if the decir	result is 1 4&R3&R \$00; clear mal adjust	H cleared of 2&R1&R0 red otherv ted result	I N - ↓ otherwise o vise is greater tha	z ↓ an 99 (de	C ⊥ ↓				
Source Form, Addressing Mode, Machine Code,	Source Form	Addr. Mode	Mach Opcode	ine Code Operand(s)	HC08 Cycles	Access Detail				

The DAA description continues next page.

1

Cycles, and Access Detail р

INH

72

DAA
DAA

#### **Decimal Adjust Accumulator (Continued)**

**Table 5-2** shows DAA operation for all legal combinations of input operands. Columns 1–4 represent the results of ADC or ADD operations on BCD operands. The correction factor in column 5 is added to the accumulator to restore the result of an operation on two BCD operands to a valid BCD value and to set or clear the C bit. All values in this table are hexadecimal.

1	2	3	4	5	6
Initial C-Bit Value	Value of A[7:4]	Initial H-Bit Value	Value of A[3:0]	Correction Factor	Corrected C-Bit Value
0	0–9	0	0–9	00	0
0	0–8	0	A–F	06	0
0	0–9	1	0–3	06	0
0	A–F	0	0–9	60	1
0	9–F	0	A–F	66	1
0	A–F	1	0–3	66	1
1	0–2	0	0–9	60	1
1	0–2	0	A–F	66	1
1	0–3	1	0–3	66	1

#### Table 5-2. DAA Function Summary

CPU08 — Rev. 3.0

DBNZ	Decrement and Branch if Not Zero								۵	BNZ
Operation	$\begin{array}{llllllllllllllllllllllllllllllllllll$									
Description	Subtract 1 from the contents of A, M, or X; then branch using the relative offset if the result of the subtraction is not \$00. DBNZX only affects the low order eight bits of the H:X index register pair; the high-order byte (H) is not affected.									
Condition Codes	None affe	ected								
and Boolean	V				ŀ	1	I	Ν	z	С
Formulae	_	1	1		_		_	—	—	—
Source Forms,										
Addressing		Source		A	ddr.	Mac	hine C	ode	HC08	Access
Modes, Machine		Form		M	ode	Opcode	Оре	erand(s)	Cycles	Detail
Code, Cycles, and	DRNZ	opr8a,re	91		лк 	3B	dd	rr	1	ттуррр

**Access Details** 

	Form	Mode	Opcode	Operand(s)		Cycles	Detail
DBNZ	opr8a,rel	DIR	3B	dd	rr	7	rfwpppp
DBNZA	rel	INH	4B	rr		4	fppp
DBNZX	rel	INH	5B	rr		4	fppp
DBNZ	oprx8,X,rel	IX1	6B	ff	rr	7	rfwpppp
DBNZ	,X, <i>rel</i>	IX	7B	rr		6	rfwppp
DBNZ	oprx8,SP,rel	SP1	9E6B	ff	rr	8	prfwpppp

DEC

#### Decrement

Operation	A ← (A) Or > Or M	– \$01 < ← (X) – \$0 ⁄I ← (M) – \$0	1 D1							
Description	Subtract 1 from the contents of A, X, or M. The V, N, and Z bits in the CCR are set or cleared according to the results of this operation. The C bit in the CCR is not affected; therefore, the BLS, BLO, BHS, and BHI branch instructions are not useful following a DEC instruction.									
	DECX only affects the low-order byte of index register pair (H:X). To decrement the full 16-bit index register pair (H:X), use AIX $\#$ –1.									
Condition Codes						-	0			
and Boolean	V ↑	1	1	н 	I N _   ↑	<u>∠</u>				
	<ul> <li>V: R7 &amp; A7 Set if there was a two's complement overflow as a result of the operation; cleared otherwise. Two's complement overflow occurs if and only if (A), (X), or (M) was \$80 before the operation.</li> <li>N: R7 Set if MSB of result is 1; cleared otherwise</li> <li>Z: R7&amp;R6&amp;R5&amp;R4&amp;R3&amp;R2&amp;R1&amp;R0 Set if result is \$00; cleared otherwise</li> </ul>									
Source Forms,			1							
Addressing		Source Form	Addr. Mode	Mach Oncode	Ine Code Operand(s)	HC08 Cycles	Access Detail			
Modes, Machine	DEC	opr8a	DIR	3A	dd	5	rfwpp			
Δccess Details	DECA	•	INH (A)	4A		1	р			
	DECX		INH (X)	5A		1	р			
	DEC	oprx8,X	IX1	6A	ff	5	rfwpp			
	DEC	,Х	IX	7A		4	rfwp			
	DEC	oprx8,SP	SP1	9E6A	ff	6	prfwpp			
	DEV is re	cognized by ass	omblars as h	oina oquivale	nt to DECX					

DEX is recognized by assemblers as being equivalent to DECX.

CPU08 — Rev. 3.0

DEC

DIV	Divide									
Operation	$A \leftarrow (H:A) \div (X); H \leftarrow Remainder$									
Description	Divides a 16-bit unsigned dividend contained in the concatenated registers H and A by an 8-bit divisor contained in X. The quotient is placed in A, and the remainder is placed in H. The divisor is left unchanged.									
	An overflow (quotient > \$FF) or divide-by-0 sets the C bit, and the quotient and remainder are indeterminate.									
Condition Codes and Boolean Formulae	V Z: R7&R68 Set if re C: Set if a cleared	&R5&R sult (qu divide-t otherw	4&R3&R iotient) is by-0 was ise	н 	ا ھ <del>R</del> 0 cleared or i	N — otherwis f an ove	z ↓ ¢ rflow occ	C ↓		
Source Form,						. T		<b>-</b>		

Source	Addr.	Mach	ine Code	HC08	Detail
Form	Mode	Opcode	Operand(s)	Cycles	Access
DIV	INH	52		6	ffffp

CPU08 — Rev. 3.0

**EOR** 

#### Exclusive-OR Memory with Accumulator

#### Operation

**EOR** 

 $A \leftarrow (A \oplus M)$ 

Description

Performs the logical exclusive-OR between the contents of A and the contents of M and places the result in A. Each bit of A after the operation will be the logical exclusive-OR of the corresponding bits of M and A before the operation.

Condition Codes and Boolean Formulae

V			Н	I	Ν	Z	С
0	1	1			\$	↕	

V: 0 Cleared

- N: R7 Set if MSB of result is 1; cleared otherwise
- Z: R7&R6&R5&R4&R3&R2&R1&R0 Set if result is \$00; cleared otherwise

Source Forms, Addressing Modes, Machine Code, Cycles, and Access Details

	Source	Addr.	Mach	ine Co	de	HC08	Access	
	Form	Mode	Opcode	Oper	rand(s)	Cycles	Detail	
EOR	#opr8i	IMM	A8	ii		2	рр	
EOR	opr8a	DIR	B8	dd		3	rpp	
EOR	opr16a	EXT	C8	hh	II	4	prpp	
EOR	oprx16,X	IX2	D8	ee	ff	4	prpp	
EOR	oprx8,X	IX1	E8	ff		3	rpp	
EOR	,Х	IX	F8			3	rfp	
EOR	oprx16,SP	SP2	9ED8	ee	ff	5	pprpp	
EOR	oprx8,SP	SP1	9EE8	ff		4	prpp	

INC	Increment									
Operation	$A \leftarrow (A) + \$01$ Or X $\leftarrow (X) + \$01$ Or M $\leftarrow (M) + \$01$									
Description	Add 1 to the contents of A, X, or M. The V, N, and Z bits in the CCR are set or cleared according to the results of this operation. The C bit in the CCR is not affected; therefore, the BLS, BLO, BHS, and BHI branch instructions are not useful following an INC instruction.									
	INCX only affects the low-order byte of index register pair (H:X). To increment the full 16-bit index register pair (H:X), use AIX #1.									
Condition Codes and Boolean Formulae	∨ ↓ V:	1 A7&R7	1	H —	I N — ↓	Z ↓	с —			
		Set if there wa operation; clea if and only if (A	as a two's ared other A), (X), or	complem wise. Two (M) was \$	ent overflow o's compleme \$7F before th	as a resu ent overflo ne operati	Ilt of the ow occurs on.			
	N:	R7 Set if MSB of I	result is 1	; cleared	otherwise					
	Z:	R7&R6&R5&F Set if result is	R4&R3&R \$00; clea	2&R1&R0 red other	) wise					
Source Forms,										
Addressing		Source Form	Addr. Mode	Mach Opcode	ine Code Operand(s)	HC08 Cycles	Access Detail			
Modes, Machine	INC	opr8a	DIR	3C	dd	5	rfwpp			
Access Details	INCA		INH (A)	4C		1	р			
	INCX		INH (X)	5C		1	р			
	INC	oprx8,X	IX1	6C	ff	5	rfwpp			
	INC	,Х	IX	7C		4	rfwp			
	INC	oprx8,SP	SP1	9E6C	ff	6	prfwpp			
	INX is r	ecognized by asse	mblers as be	ing equivale	nt to INCX.					



JMP

**Operation**  $PC \leftarrow effective address$ 

**Description** A jump occurs to the instruction stored at the effective address. The effective address is obtained according to the rules for extended, direct, or indexed addressing.

Condition Codes and Boolean Formulae

None affected

V			Н	I	Ν	Z	С
_	1	1	_		_		_

Source Forms, Addressing Modes, Machine Code, Cycles, and Access Details

Source	Addr.	Mach	ine Code	HC08	Access	
Form	Mode	Opcode	Operand(s)	Cycles	Detail	
JMP opr8a	DIR	BC	dd	3	ррр	
JMP opr16a	EXT	CC	hh ll	4	рррр	
JMP oprx16,X	IX2	DC	ee ff	4	рррр	
JMP <i>oprx8</i> ,X	IX1	EC	ff	3	ррр	
JMP ,X	IX	FC		3	ррр	

CPU08 — Rev. 3.0

JSR	Jump to Subroutine								
Operation	$PC \leftarrow (PC) + n;$ n = 1, 2, or $Push (PCL); SP \leftarrow$ $Push (PCH); SP \leftarrow$ $PC \leftarrow effective ad$	3 depending on - (SP) – \$0001 - (SP) – \$0001 dress	address n Push lov Push hig Load PC requeste	node v half of r gh half of c with sta ed subrou	return ado return ad rt address itine	dress Idress s of			
Description	The program counter is incremented by <i>n</i> so that it points to the opcode of the next instruction that follows the JSR instruction ( $n = 1, 2, \text{ or } 3$ depending on the addressing mode). The PC is then pushed onto the stack, eight bits at a time, least significant byte first. The stack pointer points to the next empty location on the stack. A jump occurs to the instruction stored at the effective address. The effective address is obtained according to the rules for extended, direct, or indexed addressing.								
Condition Codes and Boolean Formulae	None affected V - 1	H 1 —	 	N —	Z —	С —			
Source Forms,									

Addressing	Source		Addr.	Machine Code			HC08	Access
Modes. Machine		Form	Mode	Opcode	Оре	rand(s)	Cycles	Detail
Code, Cycles, and	JSR	opr8a	DIR	BD	dd		5	ssppp
Access Details	JSR	opr16a	EXT	CD	hh	II	6	pssppp
	JSR	oprx16,X	IX2	DD	ee	ff	6	pssppp
	JSR	oprx8,X	IX1	ED	ff		5	ssppp
	JSR	,Х	IX	FD			5	ssppp

#### Load Accumulator from Memory

# LDA

#### Operation

LDA

 $A \leftarrow (M)$ 

**Description** Loads the contents of the specified memory location into A. The N and Z condition codes are set or cleared according to the loaded data; V is cleared. This allows conditional branching after the load without having to perform a separate test or compare.

Condition Codes and Boolean Formulae

V			Н	Ι	Ν	Z	С
0	1	1	_	—	↕	↔	

V: 0 Cleared

- N: R7 Set if MSB of result is 1; cleared otherwise
- Z: R7&R6&R5&R4&R3&R2&R1&R0 Set if result is \$00; cleared otherwise

Source Forms, Addressing Modes, Machine Code, Cycles, and Access Details

Source	Addr.	Mach	ine Code	HC08	Access
Form	Mode	Opcode	Operand(s)	Cycles	Detail
LDA #opr8i	IMM	A6	ii	2	рр
LDA opr8a	DIR	B6	dd	3	rpp
LDA opr16a	EXT	C6	hh ll	4	prpp
LDA oprx16,X	IX2	D6	ee ff	4	prpp
LDA oprx8,X	IX1	E6	ff	3	rpp
LDA ,X	IX	F6		3	rfp
LDA oprx16,SP	SP2	9ED6	ee ff	5	pprpp
LDA oprx8,SP	SP1	9EE6	ff	4	prpp

#### Load Index Register from Memory

## LDHX

Operation

**LDHX** 

H:X ← (M:M + \$0001)

**Description** Loads the contents of the specified memory location into the index register (H:X). The N and Z condition codes are set according to the data; V is cleared. This allows conditional branching after the load without having to perform a separate test or compare.

Condition Codes and Boolean Formulae

V			Н	Ι	Ν	Z	С
0	1	1		_	$\leftrightarrow$	\$	_

V: 0 Cleared

N: R15 Set if MSB of result is 1; cleared otherwise

Z: R15&R14&R13&R12&R11&R10&R9&R8 &R7&R6&R5&R4&R3&R2&R1&R0 Set if the result is \$0000; cleared otherwise

Source Forms, Addressing Modes, Machine Code, Cycles, and Access Details

Source	Addr.	Mach	ine Code	HC08	Access	
Form	Mode	Opcode	pcode Operand(s)		Detail	
LDHX #opr	IMM	45	ii jj	3	ррр	
LDHX opr	DIR	55	dd	4	rrpp	

CPU08 — Rev. 3.0

LDX

## LOAD X (Index Register Low) from Memory

#### **Operation** $X \leftarrow (M)$

**Description** Loads the contents of the specified memory location into X. The N and Z condition codes are set or cleared according to the loaded data; V is cleared. This allows conditional branching after the load without having to perform a separate test or compare.

Condition Codes and Boolean Formulae

V			Н	I	Ν	Z	С
0	1	1			$\updownarrow$	$\Rightarrow$	

V: 0 Cleared

N: R7 Set if MSB of result is 1; cleared otherwise

Z: R7&R6&R5&R4&R3&R2&R1&R0 Set if result is \$00; cleared otherwise

Source Forms, Addressing Modes, Machine Code, Cycles, and Access Details

Source	Addr.	Mach	ine Co	de	HC08	Access
Form	Mode	Opcode	Оре	rand(s)	Cycles	Detail
LDX #opr8i	IMM	AE	ii		2	рр
LDX opr8a	DIR	BE	dd		3	rpp
LDX opr16a	EXT	CE	hh	П	4	prpp
LDX oprx16,X	IX2	DE	ee	ff	4	prpp
LDX oprx8,X	IX1	EE	ff		3	rpp
LDX ,X	IX	FE			3	rfp
LDX oprx16,S	P SP2	9EDE	ee	ff	5	pprpp
LDX oprx8,SP	SP1	9EEE	ff		4	prpp

LSL	Logical Shift Left LSL (Same as ASL)									
Operation	C - b7	_   _		-   -	b0 <	- 0				
Description	Shifts all bits of the A a 0. The C bit in the 0 or M.	A, X, or M CCR is loa	one place aded from	to the left. E the most sig	Bit 0 is loa gnificant b	ded with it of A, X,				
Condition Codes and Boolean	V	1	Н	I N	Z	C				
	<ul> <li>V: R7⊕b7 Set if the exclusive-OR of the resulting N and C flags is 1; cleared otherwise</li> <li>N: R7 Set if MSB of result is 1; cleared otherwise</li> <li>Z: R7&amp;R6&amp;R5&amp;R4&amp;R3&amp;R2&amp;R1&amp;R0 Set if result is \$00; cleared otherwise</li> <li>C: b7 Set if, before the shift, the MSB of A, X, or M was set; cleared otherwise</li> </ul>									
Source Forms, Addressing	Source	Addr.	Mach	ine Code	HC08	Access				
Modes, Machine	Form	Mode	Opcode	Operand(s)	Cycles	Detail				
Code, Cycles, and	LSL opr8a		38	dd	5	rtwpp				
Access Details			48 59		1	p				
	ISL OPERS X		68	ff	5	rfwpp				
	LSL ,X	IX	78		4	rfwp				

6

SP1

9E68

ff

LSL

oprx8,SP

\_

prfwpp

LSR	Logica	l Shift R	ight			LSR
Operation					<b>→</b>	
	0 b7				b0	С
Description	Shifts all bits of A, X, a 0. Bit 0 is shifted in	, or M one to the C b	place to t bit.	he right. Bit	7 is loade	d with
Condition Codes and Boolean	V		Н	I N	Z	С
Formulae	↓ 1	1		- 0	\$	\$
Source Forms,	before the shi N: 0 Cleared Z: R7&R6&R5&F Set if result is C: b0 Set if, before to otherwise	ft. R4&R3&R \$00; clea the shift, th	2&R1&R( red otherv he LSB of	) vise A, X, or M, v	was set; c	leared
Addressing	Source	Addr.	Mach	ine Code	HC08	Access
Modes, Machine			Opcode 34	Operand(s)	5	rfwpp
Code, Cycles, and	LSR Oproa		34 44	uu	1	nwpp
Access Details	LSRX	INH (X)	54		1	P D
	LSR oprx8,X	IX1	64	ff	5	rfwpp
	LSR ,X	IX	74		4	rfwp
	LSR oprx8,SP	SP1	9E64	ff	6	prfwpp

MOV			Move				I	MOV	
Operation	(M) <sub>De</sub>	stination $\leftarrow$ (M) <sub>S</sub>	Source						
Description	Moves a byte of data from a source address to a destination address. Data is examined as it is moved, and condition codes are set. Source data is not changed. The accumulator is not affected.								
	The four addressing modes for the MOV instruction are:								
	1. IMM/DIR moves an immediate byte to a direct memory location.								
	2. DIR/DIR moves a direct location byte to another direct location.								
	<ol> <li>IX+/DIR moves a byte from a location addressed by H:X to a direct location. H:X is incremented after the move.</li> </ol>								
	<ol> <li>DIR/IX+ moves a byte from a direct location to one addressed by H:X. H:X is incremented after the move.</li> </ol>								
Condition Codes and Boolean Formulae	V 0	1	1	н —   -	 _	N ¢	Z ↓	C	
	V: N: Z:	0 Cleared R7 Set if MSB of R7&R6&R5& Set if result is	result is s R4&R3&R \$00; clea	et; cleare $\overline{2}$ & $\overline{R1}$ & $\overline{R0}$ red other	d othe 5 wise	erwise			
Source Forms,									
Addressing		Source Form	Addr. Mode	Mach	nine Co	de ren d(a)	HC08 Cycles	Access Detail	
Modes, Machine	MOV	opr8a.opr8a	DIR/DIR	Upcode 4E	dd	rand(s) dd	5	rpwpp	
Access Details	MOV	opr8a,X+	DIR/IX+	5E	dd		5	rfwpp	
	MOV	#opr8i,opr8a	IMM/DIR	6E	ii	dd	4	pwpp	

CPU08 — Rev. 3.0

7E

dd

5

IX+/DIR

,X+,opr8a

MOV

\_

rfwpp

MUL

# MUL

**Unsigned Multiply** 

#### Operation

 $X:A \leftarrow (X) \times (A)$ 

**Description** Multiplies the 8-bit value in X (index register low) by the 8-bit value in the accumulator to obtain a 16-bit unsigned result in the concatenated index register and accumulator. After the operation, X contains the upper eight bits of the 16-bit result and A contains the lower eight bits of the result.



Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

Source	Addr.	Mach	ine Code	HC08	Access Detail	
Form	Mode	Opcode	Operand(s)	Cycles		
MUL	INH	42		5	ffffp	

NEG	Ne	egate (Two	o's Com	plemer	it)			NEG
Operation	A ← − (A Or X Or № this is eq	.) ← – (X) I ← – (M); uivalent to s	subtracting	g A, X, or	M fro	om \$00		
Description	Replaces the value	s the content \$80 is left u	ts of A, X, unchange	or M with d.	its tw	vo's com	plement.	Note that
Condition Codes								
and Boolean	V		I	H	I	N	Z	С
Formulae	€	1	1	_	_	¢	¢	¢
	C: R C: R C: R C: R C: R C: R C: R C: R	et if a two's of eared otherwe fore the ope 7 et if MSB of 7 7 8 7 8 7 8 7 8 8 8 7 8 8 8 8 8 8 8	compleme vise. Ove eration. result is 1 R4&R3&F \$00; clea \$00; clea (R3 R2 R a borrow e C bit wil X, or M v	ent overflor rflow will ; cleared 22&R1&R red other 1 R0 in the imp l be set in vas \$00 p	ow report of the other $\overline{0}$ wise oblied so all corior to	sulted fro only if the wise subtraction ases exco the NE	om the op he operat on from 0 cept when G operat	peration; nd is \$80 ; cleared n the ion.
Source Forms,	_		<b>_</b>			. T		
Addressing	S	ource Form	Addr. Mode	Mac	hine Co	ode	HC08 Cycles	Access Detail
Modes, Machine	NEG	onr8a		Opcode 30	dd	erand(s)	5	rfwpp
Code, Cycles, and	NEGA	opioa		30	uu			nwpp
Access Details	NEGX			40			1	P D
	NEG	oprx8,X	IX1	60	ff		5	rfwpp

CPU08 — Rev. 3.0

4

6

IX

SP1

70

ff

9E60

NEG

NEG

,Х

oprx8,SP

\_

rfwp

prfwpp

NOP

NOP		No	Operat	ion			NOP
Operation	Uses one	e bus cycle	•				
Description	This is a CPU cloo instructic instructic	single-byte ck cycle wł on. No regis on.	instruction nile the pr ster or me	on that does ogram cou emory conte	nothing exc nter is advar ents are affe	ept to con aced to the cted by th	sume one e next is
Condition Codes	None aff	ected					
and Boolean	V			Н	I N	Z	С
Formulae	_	1	1	—		—	—
Source Form.							
Addressing Mode,	S	Source Form	Addr. Mode	Mac Opcode	nine Code Operand(s)	HC08 Cycles	Access Detail
Cycles, and	NOP		INH	9D		1	р

NOP

Cycles, and

**Access Detail** 

Operation $A \leftarrow (A[3:0]:A[7:4])$ DescriptionSwaps upper and lower nibbles (4 bits) of the accumulator. The NSA instruction is used for more efficient storage and use of binary-coded decimal operands.Condition Codes and Boolean FormulaeNone affected $V$ HINZ $Q$ ComparisonComparisonSource Form, Addressing Mode,SourceAddr.Machine CodeHC08AccessDetailSourceAddr.Machine CodeHC08AccessDetailDetailDetailDetail	NSA	Ν	libble S	Swap Ao	ccu	Imula	ator			NSA
Description       Swaps upper and lower nibbles (4 bits) of the accumulator. The NSA instruction is used for more efficient storage and use of binary-coded decimal operands.         Condition Codes and Boolean Formulae       None affected         V       H       I       N       Z       C         Source Form, Addressing Mode,       Source Form       Addr.       Machine Code       HC08       Access	Operation	$A \gets (A[$	3:0]:A[7:4]	])						
Condition Codes     None affected       and Boolean     V     H     I     N     Z     C       Formulae     —     1     1     —     —     —     —       Source Form,     Addressing Mode,     Source     Addr.     Machine Code     HC08     Access       Detail	Description	Swaps u instructio decimal	pper and on is usec operands	lower nil I for more	oble e eff	es (4 b ficient	oits) of the storage	e accum and use	ulator. Th of binary	ne NSA r-coded
and Boolean     v     H     I     N     Z     C       Formulae     -     1     1     -     -     -     -       Source Form,     Addressing Mode,     Source     Addr.     Machine Code     HC08     Access       Detail     Detail	Condition Codes	None aff	ected							
Formulae    1     1	and Boolean	V				Н	I	Ν	Z	С
Source Form, Addressing Mode, Source Addr. Machine Code HC08 Access Form Mode On the Octavity Cycles Detail	Formulae	—	1	1		_	—	—	—	—
Addressing Mode, Source Addr. Machine Code HC08 Access	Source Form,					1				
	Addressing Mode,	S	ource Form	Add	ir. de	0.00	Machine C	ode	HC08 Cvcles	Access Detail

Machine Code, Cycles, and Access Detail

	Form	Mode	Opcode	Operand(s)	Cycles	Deta
	NSA	INH	62		1	р
-						

ORA

#### **Inclusive-OR Accumulator and Memory**

#### Operation

 $A \leftarrow (A) \mid (M)$ 

Description

ORA

Performs the logical inclusive-OR between the contents of A and the contents of M and places the result in A. Each bit of A after the operation will be the logical inclusive-OR of the corresponding bits of M and A before the operation.

Condition Codes and Boolean Formulae

V			Н	Ι	Ν	Z	С
0	1	1			\$	↕	_

V: 0 Cleared

- N: R7 Set if MSB of result is 1; cleared otherwise
- Z: R7&R6&R5&R4&R3&R2&R1&R0 Set if result is \$00; cleared otherwise

Source Forms, Addressing Modes, Machine Code, Cycles, and Access Details

So	Source Add		Mach	ine Co	de	HC08	Access
Fo	orm	Mode	Opcode	Oper	and(s)	Cycles	Detail
ORA #	opr8i	IMM	AA	ii		2	рр
ORA of	pr8a	DIR	BA	dd		3	rpp
ORA of	pr16a	EXT	CA	hh	II	4	prpp
ORA of	prx16,X	IX2	DA	ee	ff	4	prpp
ORA of	prx8,X	IX1	EA	ff		3	rpp
ORA ,X	<	IX	FA			3	rfp
ORA of	prx16,SP	SP2	9EDA	ee	ff	5	pprpp
ORA of	prx8,SP	SP1	9EEA	ff		4	prpp

PSHA	Pu	sh Accı	um	ulato	or o	onto	Stad	ck		Ρ	SHA
Operation	Push (A)	; SP $\leftarrow$ (\$	SP)	- \$00	01						
Description	The cont the stack next ava unchang	ents of A opointer. ilable loca ed.	are The atio	push e stac n in th	ed o k po ne s	onto tl ointer tack.	he sta is the The	ack a en de conte	at the add ecremen ents of A	dress cor Ited to po A remain	ntained in int to the
Condition Codes	None aff	ected									
and Boolean	V					Н	I		Ν	Z	С
i officiac	—	1		1		_		_	—	_	—
Source Form,											
Addressing Mode,	S	ource		Add	r.		Machi	ine Co	ode	HC08	Access
Machine Code,		Form		MOC		Орс	ode	Оре	erand(s)	Cycles	Detail
Cycles, and	PSHA			INF	1		87			2	sp

**Access Detail** 

\_

## PSHH Push H (Index Register High) onto Stack

PSHH

**Operation** Push (H); SP  $\leftarrow$  (SP) – \$0001

**Description** The contents of H are pushed onto the stack at the address contained in the stack pointer. The stack pointer is then decremented to point to the next available location in the stack. The contents of H remain unchanged.

Condition Codes and Boolean Formulae

None affected

V			Н	I	Ν	Z	С
—	1	1		—			—

Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

Source	Addr.	Machine Code		HC08	Access	
Form	Mode	Opcode	Operand(s)	Cycles	Detail	
PSHH	INH	8B		2	sp	

MOTOROLA

Cycles, and Access Detail

PSHX	Push X	(Index	Regis	ter L	ow) or	nto St	ack	Ρ	SHX
Operation	Push (X)	); SP ← (	(SP) –	\$0001					
Description	The cont the stack available	tents of X < pointer e locatior	(are pu (SP). ( in the	ushed SP is t stack	onto the hen dec . The co	e stack cremei ontents	at the ac nted to po of X ren	ldress con bint to the hain unch	ntained in next anged.
Condition Codes	None aff	ected							
and Boolean Formulae	V		-1		н	Ι	N	Z	С
	—	1	1		—	—	—	—	—
Source Form,									
Addressing Mode,	5	Source		Addr.	м	achine	Code	HC08	Access
Machine Code,		Form		Mode	Орсо	de O	perand(s)	Cycles	Detail
Cycles and	PSHX			INH		89		2	sp

sp

\_

#### **PULA Pull Accumulator from Stack**

Ρ	U	LA

С

\_\_\_

Ζ

\_

Operation  $SP \leftarrow (SP + \$0001); pull (A)$ Description The stack pointer (SP) is incremented to address the last operand on the stack. The accumulator is then loaded with the contents of the address pointed to by SP. **Condition Codes** None affected and Boolean V Н Τ Ν Formulae \_ \_ 1 1 \_\_\_\_

Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

Source	Addr.	Mach	ine Code	HC08	Access	
Form	Mode	Opcode	Operand(s)	Cycles	Detail	
PULA	INH	86		3	ufp	

PULH	Pull H (I	Pull H (Index Register High) from Stack										
Operation	$SP \gets (S$	$SP \leftarrow (SP + \$0001); pull (H)$										
Description	The stack stack. H	The stack pointer (SP) is incremented to address the last operand on the stack. H is then loaded with the contents of the address pointed to by SP.										
Condition Codes	None affected											
Formulae	V			Н	1	N	Z	С				
Course Form		1	1									

Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

Source	Addr.	Mach	ine Code	HC08	Access	
Form	Mode	Opcode	Operand(s)	Cycles	Detail	
PULH	INH	8A		3	ufp	

CPU08 — Rev. 3.0

## **PULX** Pull X (Index Register Low) from Stack

# PULX

Operation	$SP \leftarrow (SP + \$0001); pull(X)$
-----------	--

**Description** The stack pointer (SP) is incremented to address the last operand on the stack. X is then loaded with the contents of the address pointed to by SP.

Condition Codes and Boolean Formulae None affected

V			Н	I	Ν	Z	С
—	1	1	_	_			_

Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

Source	Addr.	Mach	ine Code	HC08	Access Detail	
Form	Mode	Opcode	Operand(s)	Cycles		
PULX	INH	88		3	ufp	

ROL	Rotate Left through Carry ROL									
Operation	[									
	C	; <b>←</b> b7				— b0				
Description	Shifts all bits of A, X, or M one place to the left. Bit 0 is loaded from the C bit. The C bit is loaded from the most significant bit of A, X, or M. The rotate instructions include the carry bit to allow extension of the shift and rotate instructions to multiple bytes. For example, to shift a 24-bit value left one bit, the sequence (ASL LOW, ROL MID, ROL HIGH) could be used, where LOW, MID, and HIGH refer to the low-order, middle, and high-order bytes of the 24-bit value, respectively.									
Condition Codes	N/				. N	7	C			
and Boolean	v 1	1	1			<u>ک</u>	C L ⊥			
	<ul> <li>V: R7 ⊕ b7 Set if the exclusive-OR of the resulting N and C flags is 1; cleared otherwise</li> <li>N: R7 Set if MSB of result is 1; cleared otherwise</li> <li>Z: R7&amp;R6&amp;R5&amp;R4&amp;R3&amp;R2&amp;R1&amp;R0 Set if result is \$00; cleared otherwise</li> <li>C: b7 Set if, before the rotate, the MSB of A, X, or M was set; cleared</li> </ul>									
Source Forms,										
Addressing		Source	Addr.	Mach	ine Code	HC08	Access			
Modes, Machine		Form	Mode	Opcode	Operand(s)	Cycles	Detail			
Code, Cycles, and	ROL	opr8a	DIR	39	dd	5	rfwpp			
Access Details	ROLA		INH (A)	49		1	р			
	ROLX	<b>.</b>	INH (X)	59		1	р			
	ROL	oprx8,X	IX1	69	11	5	rtwpp			
	ROL	,Χ		/9	"	4	rtwp			
	RUL	υμιχο,5Ρ	371	9509	11	Ö	рпмрр			

Reference Manual

\_

# ROR

## **Rotate Right through Carry**

# ROR

Operation										
		b7 — –	-     -		— — b0	) C				
Description	Shifts al C bit. Bir carry bit bytes. F (LSR HI and HIG 24-bit va	I bits of A, X, t 0 is shifted to allow exte or example, GH, ROR M H refer to th alue, respect	or M one into the C ension of t to shift a 2 ID, ROR I e low-orde ively.	place to t bit. The he shift a 24-bit valu _OW) cou er, middle	he right. Bit rotate instrue nd rotate ins ue right one Ild be used, e, and high-o	7 is loaded ctions inclu tructions to bit, the sec where LO rder bytes	I from the ude the o multiple quence N, MID, of the			
Condition Codes										
and Boolean	V			Н	I N	Z	С			
Formulae	\$	1	1	—	\$	\$	\$			
	<ul> <li>Set if the exclusive-OR of the resulting N and C flags is 1; cleared otherwise</li> <li>N: R7 Set if MSB of result is 1; cleared otherwise</li> <li>Z: R7&amp;R6&amp;R5&amp;R4&amp;R3&amp;R2&amp;R1&amp;R0 Set if result is \$00; cleared otherwise</li> <li>C: b0 Set if, before the shift, the LSB of A, X, or M was set; cleared otherwise</li> </ul>									
Source Forms,		Source	Addr	Mac	hine Code	HC08	Access			
Addressing Modes Machine		Form	Mode	Opcode	Operand(s)	Cycles	Detail			
Code Cycles and	ROR	opr8a	DIR	. 36	dd	5	rfwpp			
Access Details	RORA		INH (A)	46		1	р			
	RORX		INH (X)	56		1	р			
	ROR	oprx8,X	IX1	66	ff	5	rfwpp			
	ROR	,Х	IX	76		4	rfwp			
	ROR	oprx8,SP	SP1	9E66	ff	6	prfwpp			

CPU08 — Rev. 3.0

**Reference Manual** 

RSP	Reset Stack Pointer RSF										
Operation	$SP \leftarrow F$	$SP \leftarrow \$FF$									
Description	In most M68HC05 MCUs, RAM only goes to \$00FF. In most HC08s, however, RAM extends beyond \$00FF. Therefore, do not locate the stack in direct address space which is more valuable for commonly accessed variables. In new HC08 programs, it is more appropriate to initialize the stack pointer to the address of the last location (highest address) in the on-chip RAM, shortly after reset. This code segment demonstrates a typical method for initializing SP. LDHX $\#ram\_end+1$ ; Point at next addr past RAM TXS; SP <-(H:X)-1										
Condition Codes and Boolean Formulae	None aff	ected	1	H —	I N — —	Z	с —				
Source Form, Addressing Mode, Machine Code, Cycles, and	RSP	Gource Form	Addr. Mode INH	Mac Opcode 9C	hine Code Operand(s)	HC08 Cycles 1	Access Detail				

Access Detail

RTI

Operation	$SP \leftarrow SI$ $SP \leftarrow SI$ $SP \leftarrow SI$ $SP \leftarrow SI$ $SP \leftarrow SI$	P + \$0001; P + \$0001; P + \$0001; P + \$0001; P + \$0001; P + \$0001;	pull (CC pull (A) pull (X) pull (PC pull (PC	R) Re Re Re H) Re L) Re	Restore CCR from stack Restore A from stack Restore X from stack Restore PCH from stack Restore PCL from stack						
Description	The con program The I bit the norm	The condition codes, the accumulator, X (index register low), and the program counter are restored to the state previously saved on the stack. The I bit will be cleared if the corresponding bit stored on the stack is 0, the normal case.									
Condition Codes and Boolean Formulae	∨ ↓ Set or cl	1 eared acco	1 Drding to	H ¢	ı ≎ pulled fr	N Ĵ om the	z ¢ stack inte	c ↓ ↓ o CCR.			
Source Form,		Source	Addr		Machine Co	de	HC08	Access			

**Return from Interrupt** 

Addressing Mode, Machine Code, Cycles, and Access Detail

\_

RTI

Source	Addr.	Mach	ine Code	HC08	Access	
Form	orm Mode		Operand(s)	Cycles	Detail	
RTI	INH	80		9	uuuuufppp	

RTS		Return from Subroutine RTS											
Operation	SP $\leftarrow$ SP + \$0001; pull (PCH) Restore PCH from stack SP $\leftarrow$ SP + \$0001; pull (PCL) Restore PCL from stack												
Description	The stack pointer is incremented by 1. The contents of the byte of memory that is pointed to by the stack pointer are loaded into the high-order byte of the program counter. The stack pointer is again incremented by 1. The contents of the byte of memory that are pointed to by the stack pointer are loaded into the low-order eight bits of the program counter. Program execution resumes at the address that was just restored from the stack.												
Condition Codes and Boolean	None aff	ected											
Formulae	V —	1		1		н —	 _	 	N —	Z	с —		
Source Form, Addressing Mode, Machine Code,	S	Source Form			Addr. Mode		Machine ( Opcode Oj		ode erand(s)	HC08 Cycles	Access Detail		
Cvcles, and	RTS			IN	1		81			6	uufppp		

**Access Detail** 

SBC	Subtract with Carry SBC										
Operation	$A \gets (A)$	) – (M) – (C)									
Description	Subtracts the contents of M and the contents of the C bit of the CCR from the contents of A and places the result in A. This is useful for multi-precision subtract algorithms involving operands with more than eight bits.										
Condition Codes											
and Boolean	V		-	н	1	Ν	Z	С			
Formulae	\$	1	1	—		\$	\$	$\updownarrow$			
	Set if a two's complement overflow resulted from the operation; cleared otherwise. Literally read, an overflow condition occurs if a positive number is subtracted from a negative number with a positive result, or, if a negative number is subtracted from a positive number with a negative result.										
	N: R7 Set if MSB of result is 1; cleared otherwise										
	Z: R7&R6&R5&R4&R3&R2&R1&R0 Set if result is \$00: cleared otherwise										
C: A7&M7   M7&R7   R7&A7 Set if the unsigned value of the contents of memory plus the previous carry are larger than the unsigned value of the accumulator; cleared otherwise											
Source Forms,											
Addressing		Source Form	Addr. Mode	Mac	hine Co	ode	HC08 Cycles	Access Detail			
Modes, Machine	SBC	#onr8i		Opcode A2	і	erand(s)	2	nn			
Code, Cycles, and	SBC			R2	44		2	rop			
Access Details	SBC oprilea		FXT	EXT C2			5 د	nrpp			
	SBC	oprx16.X	IX2	D2	ee	ff	4	prpp			
	_	• •	1	1	1		1				

**Reference Manual** 

rpp rfp

pprpp

prpp

3

3

5

4

ff

IX1

IX

SP2

SP1

E2 ff

F2

ee

ff

9ED2

9EE2

SBC

SBC

SBC

SBC

oprx8,X

oprx16,SP

oprx8,SP

,Х

#### Set Carry Bit

# SEC

Operation

C bit  $\leftarrow$  1

Description

SEC

Sets the C bit in the condition code register (CCR). SEC may be used to set up the C bit prior to a shift or rotate instruction that involves the C bit.

Condition Codes and Boolean Formulae



Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

Source	Addr.	Mach	ine Code	HC08	Access Detail	
Form	Mode	Opcode	Operand(s)	Cycles		
SEC	INH	99		1	р	

CPU08 — Rev. 3.0

SEI

#### **Operation** I bit $\leftarrow 1$

SEI

Description Sets the interrupt mask bit in the condition code register (CCR). The microprocessor is inhibited from responding to interrupts while the I bit is set. The I bit actually changes at the end of the cycle where SEI executed. This is too late to stop an interrupt that arrived during execution of the SEI instruction so it is possible that an interrupt request could be serviced after the SEI instruction before the next instruction after SEI is executed. The global I-bit interrupt mask takes effect before the next instruction can be completed.

Condition Codes and Boolean	V			Н	I	N	Z	С
Formulae	—	1	1	—	1	—	_	_
	l: 1 Se	et						

#### Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

Source	Addr.	Mach	ine Code	HC08	Access	
Form	Mode	Opcode	Operand(s)	Cycles	Detail	
SEI	INH	9B		1	р	

STA	Sto	Store Accumulator in Memory							
Operation	$M \gets (A)$								
Description	Stores th unchang set, the Z branchin compare	Stores the contents of A in memory. The contents of A remain unchanged. The N condition code is set if the most significant bit of A set, the Z bit is set if A was \$00, and V is cleared. This allows condition branching after the store without having to do a separate test or compare.							
Condition Codes	V			н	I	N	Z	С	
Formulae	0	1	1	—		\$	\$	—	
	V: 0 CI	eared							
	N: AT Se	∕ et if MSB	of result	is 1; clea	red other	wise			

Z: A7&A6&A5&A4&A3&A2&A1&A0 Set if result is \$00; cleared otherwise

Source Forms, Addressing Modes, Machine Code, Cycles, and Access Details

Source	Mach	ine Cod	HC08	Access		
Form	Mode	Opcode	Opera	and(s)	Cycles	Detail
STA opr8a	DIR	B7	dd		3	wpp
STA opr16a	EXT	C7	hh	II	4	pwpp
STA oprx16,X	IX2	D7	ee	ff	4	pwpp
STA oprx8,X	IX1	E7	ff		3	wpp
STA ,X	IX	F7			2	wp
STA oprx16,SP	SP2	9ED7	ee	ff	5	ppwpp
STA oprx8,SP	SP1	9EE7	ff		4	pwpp

**STHX** 

CPU08 — Rev. 3.0

#### Store Index Register

**Operation**  $(M:M + \$0001) \leftarrow (H:X)$ 

**STHX** 

DescriptionStores the contents of H in memory location M and then the contents of<br/>X into the next memory location (M + \$0001). The N condition code bit<br/>is set if the most significant bit of H was set, the Z bit is set if the value of<br/>H:X was \$0000, and V is cleared. This allows conditional branching after<br/>the store without having to do a separate test or compare.

Condition Codes and Boolean	V			н	I	Ν	Z	С			
Formulae	0	1	1	—	—	\$	\$				
	V: 0 C	leared									
	N: R15 Set if MSB of result is 1; cleared otherwise										
	Z: R <u>15&amp;R14&amp;R13&amp;R12&amp;R11&amp;R10&amp;R</u> 9&R8 &R7&R6&R5&R4&R3&R2&R1&R0										

Set if the result is \$0000; cleared otherwise

Source Forms, Addressing Modes, Machine Code, Cycles, and Access Details

Source	Addr.	Mach	ine Code	HC08	Access Detail	
Form	Mode	Opcode	Operand(s)	Cycles		
STHX opr	DIR	35	dd	4	wwpp	

## Enable IRQ Pin, Stop Processing

## **STOP**

Operation

STOP

I bit  $\leftarrow$  0; stop processing

DescriptionReduces power consumption by eliminating all dynamic power<br/>dissipation. (See module documentation for module reactions to STOP<br/>instruction.) The external interrupt pin is enabled and the I bit in the<br/>condition code register (CCR) is cleared to enable the external interrupt.<br/>Finally, the oscillator is inhibited to put the MCU into the stop condition.

When either the RESET pin or IRQ pin goes low, the reset vector or interrupt request vector is fetched, and the associated service routine is executed. Normally, the MCU defaults to a self-clocked system clock source so there is little or no startup delay.

Some HC08 derivatives can be configured so the oscillator and timebase module continue to run in stop mode so no external components are needed to make the MCU periodically wake up from stop. Also, if the background debug system is enabled (ENBDM), the oscillator continues to run so a host debug system can still force the target MCU into active background mode.

Condition Codes and Boolean	V			н	I	Ν	Z	С
Formulae	—	1	1	—	0	—	—	—
	I: 0 Cl	eared						

Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

Source	Addr. Machine Code		ine Code	HC08	Access	
Form	Mode	Opcode	Operand(s)	Cycles	Detail	
STOP	INH	8E		2+stop	fp	
### **STX** Store X (Index Register Low) in Memory

# STX

#### **Operation** $M \leftarrow (X)$

DescriptionStores the contents of X in memory. The contents of X remain<br/>unchanged. The N condition code is set if the most significant bit of X<br/>was set, the Z bit is set if X was \$00, and V is cleared. This allows<br/>conditional branching after the store without having to do a separate test<br/>or compare.

#### Condition Codes and Boolean Formulae

V			н	I	Ν	Z	С
0	1	1	_	_	↕	$\Rightarrow$	_

V: 0 Cleared

N: X7

Set if MSB of result is 1; cleared otherwise

Z:  $\overline{X7}\&\overline{X6}\&\overline{X5}\&\overline{X4}\&\overline{X3}\&\overline{X2}\&\overline{X1}\&\overline{X0}$ Set if X is \$00; cleared otherwise

Source Forms, Addressing Modes, Machine Code, Cycles, and Access Details

Source Addr.		Mach	ine Coo	HC08	Access	
Form	Mode	Opcode	Oper	and(s)	Cycles	Detail
STX opr8a	DIR	BF	dd		3	wpp
STX opr16a	EXT	CF	hh	II	4	pwpp
STX oprx16,X	IX2	DF	ee	ff	4	pwpp
STX oprx8,X	IX1	EF	ff		3	wpp
STX ,X	IX	FF			2	wp
STX oprx16,SP	SP2	9EDF	ee	ff	5	ppwpp
STX oprx8,SP	SP1	9EEF	ff		4	pwpp

### **Instruction Set**

### **SUB**

SUB	Subtract SU								SUB
Operation	$A \gets (A$	) – (M)							
Description	Subtrac	cts the conte	nts of N	l from A	and	place	es the re	esult in A	
Condition Codes and Boolean Formulae	V ¢	1	1	н —	-	I —	N ≎	Z	C ↓
	V: 7 5 6 7 8	A7&M7&R7   Set if a two's cleared other a positive nu positive resu positive num	A7&M7 comple wise. L mber is lt, or, if a ber with	7&R7 ment ov iterally r subtrac a negati a nega	verflo read, tted fr ve nu tive r	w res an o om a umbe esult	sulted fr verflow a negativer is sub	om the op condition ve numbe tracted fro	peration; occurs if r with a om a
	N: F	R7 Set if MSB of	f result i	s 1; clea	ared	other	wise		
	Z:	R7&R6&R58 Set if result is	R4&R3 s \$00; c	&R2&R leared c	1&R( otherv	) vise			
	C: 7	A7&M7   M78 Set if the unsi he unsigned	&R7   R igned va value of	7&A7 Ilue of th the acc	ne cor sumul:	ntents ator;	s of men cleared	nory is larç otherwise	ger than
Source Forms,								1	I
Addressing		Source Form	Add Mod	r. e One	Mach code	ine Co	ode erand(s)	HC08 Cycles	Access Detail
Modes, Machine	SUB	#opr8i	IMN	1	A0	ii	214114(3)	2	рр
Access Details	SUB	opr8a	DIR		B0	dd		3	rpp
	SUB	opr16a	EXT	-	C0	hh	II	4	prpp
	SUB	oprx16,X	IX2		D0	ee	ff	4	prpp

3

3

5

4

IX1

IX

SP2

SP1

E0

F0

9ED0

9EE0

ff

ee

ff

ff

SUB

SUB

SUB

SUB

oprx8,X

oprx16,SP

oprx8,SP

Х

rpp

rfp

pprpp

prpp

CPU08 — Rev. 3.0

#### **Software Interrupt**

# SWI

Operation	$PC \leftarrow (PC) + \$0001$ Push (PCL); SP $\leftarrow (SP) - \$0001$ Push (PCH); SP $\leftarrow (SP) - \$0001$	Increment PC to return address Push low half of return address Push high half of return address
	Push (A); SP $\leftarrow$ (SP) – \$0001 Push (A); SP $\leftarrow$ (SP) – \$0001 Push (CCR); SP $\leftarrow$ (SP) – \$0001 Push bit $\leftarrow$ 1 PCH $\leftarrow$ (\$FFFC) PCL $\leftarrow$ (\$FFFD)	Push Index register on stack Push A on stack Push CCR on stack Mask further interrupts Vector fetch (high byte) Vector fetch (low byte)

**Description** The program counter (PC) is incremented by 1 to point at the instruction after the SWI. The PC, index register, and accumulator are pushed onto the stack. The condition code register (CCR) bits are then pushed onto the stack, with bits V, H, I, N, Z, and C going into bit positions 7 and 4–0. Bit positions 6 and 5 contain 1s. The stack pointer is decremented by 1 after each byte of data is stored on the stack. The interrupt mask bit is then set. The program counter is then loaded with the address stored in the SWI vector located at memory locations \$FFFC and \$FFFD. This instruction is not maskable by the I bit.

Condition Codes and Boolean	V			Н	I	N	Z	С
Formulae	—	1	1	—	1	—	—	—
	l: 1 Se	t						

Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

SWI

Source	Addr.	Mach	ine Code	HC08	Access
Form	Mode	Opcode	Operand(s)	Cycles	Detail
SWI	INH	83		11	sssssvvfppp

#### **Instruction Set**

ΤΑΡ

#### Transfer Accumulator to Processor Status Byte

TAP



DescriptionTransfers the contents of A to the condition code register (CCR). The<br/>contents of A are unchanged. If this instruction causes the I bit to change<br/>from 0 to 1, a one bus cycle delay is imposed before interrupts become<br/>masked. This assures that the next instruction after a TAP instruction will<br/>always be executed even if an interrupt became pending during the TAP<br/>instruction.

Condition Codes								
and Boolean	V			Н	ļ	Ν	Z	С
Formulae	\$	1	1	\$	\$	\$	€	\$
l'onnaiae								

Set or cleared according to the value that was in the accumulator.

Source Form, Addressing Mode.	Source	Addr.	Machi	ine Code	HC08	Access
Machine Code	Form	Mode	Opcode	Operand(s)	Cycles	Details
Cycles, and	ТАР	INH	84		1	р
Access Detail						

Reference Manual

### **TAX** Transfer Accumulator to X (Index Register Low)



Operation	$X \gets (A)$							
Description	Loads X unchang	with the o ed.	contents	of the acc	cumulator	(A). The	contents	of A are
Condition Codes	None aff	ected						
Formulao	V			Н	I	Ν	Z	С
Formulae	—	1	1	—	—	_		—
Source Form,								

Addressing Mode, Machine Code, Cycles, and Access Detail

Source	Addr.	Mach	ine Code	HC08	Access
Form	Mode	Opcode Operand(s)		Cycles	Detail
ТАХ	INH	97		1	р

### Transfer Processor Status Byte to Accumulator

#### Operation

**TPA** 





Description	Transfers the contents of the condition code register (CCR) into the
	accumulator (A)

None affected								
		Н	I	Ν	Z	С		
1	1	—	_	_		_		
	1	1 1	H	H I 1 1 — —	H I N 1 1 — — —	H I N Z		

Source Form,
Addressing Mode,
Machine Code,
Cycles, and
Access Detail

Source	Addr.	Mach	ine Code	HC08	Access Detail	
Form	Mode	Opcode	Operand(s)	Cycles		
TPA	INH	85		1	р	

TST

# TST

Operation

Formulae

### Test for Negative or Zero

# Or (X) - \$00<br/>Or (M) - \$00DescriptionSets the N and Z condition codes according to the contents of A, X, or<br/>M. The contents of A, X, and M are not altered.Condition Codes<br/>and Boolean $\vee$ HINZC

V			Н	I	Ν	Z	С
0	1	1	—	—	\$	\$	

V: 0 Cleared

(A) - \$00

N: M7 Set if MSB of the tested value is 1; cleared otherwise

Z: M7&M6&M5&M4&M3&M2&M1&M0 Set if A, X, or M contains \$00; cleared otherwise

Source Forms, Addressing Modes, Machine Code, Cycles, and Access Details

	Source	Addr.	Mach	ine Code	HC08	Access	
	Form	Mode	Opcode	Operand(s)	Cycles	Detail	
TST	opr8a	DIR	3D	dd	4	rfpp	
TSTA		INH (A)	4D		1	р	
TSTX		INH (X)	5D		1	р	
TST	oprx8,X	IX1	6D	ff	4	rfpp	
TST	,Х	IX	7D		3	rfp	
TST	oprx8,SP	SP1	9E6D	ff	5	prfpp	

### **Instruction Set**

TSX	Transfer Stack Pointer to Index Register TSX								
Operation	H:X ← (\$	H:X ← (SP) + \$0001							
Description	Loads in (SP). The H:X poin	dex regis e content ts to the l	ter (H:X) s of SP r last value	with 1 pl emain ur e that was	us the co nchanged s stored c	ntents of . After a <sup>-</sup> on the sta	the stac TSX insti ick.	k pointer ruction,	
Condition Codes	None aff	ected							
and Boolean	V			н	I	N	Z	С	
Formulae	—	1	1	—	—	—	—	—	
Source Form,									
Addressing Mode,	S	ource	Add	ir.	Machine Co	ode	HC08	Access	

Machine Code, Cycles, and

Access Detail

Source		Addr.	Mach	ine Code	HC08	Access	
	Form	Mode	Opcode	Operand(s)	Cycles	Details	
TSX		INH	95		2	fp	

### **TXA** Transfer X (Index Register Low) to Accumulator



Operation	$A \gets (X)$									
Description	Loads th not altered	e accumi ed.	ulator (A)	with the o	contents	of X. The	contents	of X are		
Condition Codes	None affected									
and Boolean	V			Н	I	Ν	Z	С		
Formulae		1	1					—		
Source Form.										

Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

Source	Addr. Machine Code			HC08	Access	
Form	Mode	Opcode	Operand(s)	Cycles	Details	
ТХА	INH	9F		1	р	

MOTOROLA

### **Instruction Set**

TXS	Transfe	Transfer Index Register to Stack Pointer								
Operation	$SP \leftarrow (H$	$SP \leftarrow (H:X) - $ \$0001								
Description	Loads th minus 1.	Loads the stack pointer (SP) with the contents of the index register (H:X) minus 1. The contents of H:X are not altered.								
Condition Codes and Boolean Formulae	None aff	ected		Н	1	N	Z	С		
	—	1	1	—	—	_	—	—		
Source Form.										

Source Form, Addressing Mode, Machine Code, Cycles, and **Access Detail** 

Source	Addr.	Mach	ine Code	HC08	Access Details	
Form	Mode	Opcode	Operand(s)	Cycles		
TXS	INH	94		2	fp	

CPU08 — Rev. 3.0

\_

### **WAIT** Enable Interrupts; Stop Processor



**Operation** I bit  $\leftarrow$  0; inhibit CPU clocking until interrupted

**Description** Reduces power consumption by eliminating dynamic power dissipation in some portions of the MCU. The timer, the timer prescaler, and the on-chip peripherals continue to operate (if enabled) because they are potential sources of an interrupt. Wait causes enabling of interrupts by clearing the I bit in the CCR and stops clocking of processor circuits.

Interrupts from on-chip peripherals may be enabled or disabled by local control bits prior to execution of the WAIT instruction.

When either the RESET or IRQ pin goes low or when any on-chip system requests interrupt service, the processor clocks are enabled, and the reset, IRQ, or other interrupt service request is processed.

Condition Codes								
and Boolean	V			Н	I	Ν	Z	С
Formulae	—	1	1	—	0	_		—
l'officiale								

I: 0 Cleared

Source Form,
Addressing Mode,
Machine Code,
Cycles, and
Access Detail

Source	Addr.	Addr. Machine Code		HC08	Access
Form	Mode	Opcode	Operand(s)	Cycles	Details
WAIT	INH	8F		2+wait	fp

**Reference Manual** 

CPU08 — Rev. 3.0

### **Section 6. Instruction Set Examples**

#### 6.1 Contents

6.2	Introducti	ion1	94
6.3	M68HC0	8 Unique Instructions	94
6.4	Code Exa	amples	95
	AIS	Add Immediate Value (Signed)	
		to Stack Pointer 1	96
	AIX	Add Immediate Value (Signed)	
		to Index Register 1	98
	BGE	Branch if Greater Than or Equal To 1	99
	BGT	Branch if Greater Than 2	200
	BLE	Branch if Less Than or Equal To	201
	BLT	Branch if Less Than 2	202
	CBEQ	Compare and Branch if Equal 2	203
	CBEQA	Compare A with Immediate 2	204
	CBEQX	Compare X with Immediate 2	205
	CLRH	Clear H (Index Register High) 2	206
	CPHX	Compare Index Register with Memory 2	207
	DAA	Decimal Adjust Accumulator 2	208
	DBNZ	Decrement and Branch if Not Zero 2	209
	DIV	Divide 2	210
	LDHX	Load Index Register with Memory 2	213
	MOV	Move 2	214
	NSA	Nibble Swap Accumulator 2	215
	PSHA	Push Accumulator onto Stack 2	216
	PSHH	Push H (Index Register High) onto Stack 2	217
	PSHX	Push X (Index Register Low) onto Stack 2	218
	PULA	Pull Accumulator from Stack 2	219
	PULH	Pull H (Index Register High) from Stack 2	20
	PULX	Pull X (Index Register Low) from Stack 2	21
	STHX	Store Index Register 2	22

CPU08 — Rev. 3.0

TAP	Transfer Accumulator to Condition
	Code Register 223
TPA	Transfer Condition Code Register
	to Accumulator 224
TSX	Transfer Stack Pointer to Index Register 225
TXS	Transfer Index Register to Stack Pointer 226

#### 6.2 Introduction

The M68HC08 Family instruction set is an extension of the M68HC05 Family instruction set. This section contains code examples for the instructions unique to the M68HC08 Family.

#### 6.3 M68HC08 Unique Instructions

This is a list of the instructions unique to the M68HC08 Family.

- Add Immediate Value (Signed) to Stack Pointer (AIS)
- Add Immediate Value (Signed) to Index Register (AIX)
- Branch if Greater Than or Equal To (BGE)
- Branch if Greater Than (BGT)
- Branch if Less Than or Equal To (BLE)
- Branch if Less Than (BLT)
- Compare and Branch if Equal (CBEQ)
- Compare Accumulator with Immediate, Branch if Equal (CBEQA)
- Compare Index Register Low with Immediate, Branch if Equal (CBEQX)
- Clear Index Register High (CLRH)
- Compare Index Register with Immediate Value (CPHX)
- Decimal Adjust Accumulator (DAA)
- Decrement and Branch if Not Zero (DBNZ)
- Divide (DIV)

- Load Index Register with Immediate Value (LDHX)
- Move (MOV)
- Nibble Swap Accumulator (NSA)
- Push Accumulator onto Stack (PSHA)
- Push Index Register High onto Stack (PSHH)
- Push Index Register Low onto Stack (PSHX)
- Pull Accumulator from Stack (PULA)
- Pull Index Register High from Stack (PULH)
- Pull Index Register Low from Stack (PULX)
- Store Index Register (STHX)
- Transfer Accumulator to Condition Code Register (TAP)
- Transfer Condition Code Register to Accumulator (TPA)
- Transfer Stack Pointer to Index Register (TSX)
- Transfer Index Register to Stack Pointer (TXS)

#### 6.4 Code Examples

The following pages contain code examples for the instructions unique to the M68HC08 Family.

## AIS

### Add Immediate Value (Signed) to Stack Pointer

AIS

*			
* AIS:			
* 1) Cr	eating local	variable sp	pace on the stack
*			
* SP	>		
*	·		' ^
*			
*	İ	Local	
*	İ	Variable	i i
*	İ	Space	
*			Decreasing
*	·		Address
*	F	PC (MS byte)	
*			'
*	P	PC (LS byte)	
*			
*			
*			
* NOTE:	SP must alw	ays point to	o next unused byte,
*	therefore d	lo not use th	nis byte (0,SP) for storage
*	•	•	
Label	Operation	Operand	Comments
SUB1	AIS	#-16	;Create 16 bytes of local space
*	•		
*	•		
*	•		
*	•		
	AIS	#16	;Clean up stack (Note: AIS
			;does not modify CCR)
	RTS		;Return
*			
******	* * * * * * * * * * * * *	*****	* * * * * * * * * * * * * * * * * * * *
* 0 \ D -		+ + <b>1</b> 1	
^ ∠) Pa: ≁	ssing parame	eters through	h the stack
	Operation	Operand	Commonts
			Comments
PARAMI	RMB	1	
PARAMZ	RMB	Ţ	
*			
n	גתז	1 א ג ט ג ט	
		PARAMI	Duch dividend onto stack
	FSHA	ראגםגם	Push dividend onco stack
		PARAMZ	·Duch divisor onto stack
	TCD	שמדעדמ	'Push divisor onco stack
			Cot regult
	NIC	#1	Clean un stack
	AT9	#1	:(CCR not modified)
	BCS	RDROR	Check regult
*		DIVICOIC	, CHECK I COULC
ERROR	EOU	*	
*	720		
*	•		

# AIS

# AIS

### Add Immediate Value (Signed) to Stack Pointer (Continued)

* * * * * * * *	*******	* * * * * * * * * * * * * * * *	* *
* DIVII	DE: 8/8 di	vide	
*			
*	SP>		
*			
*		A	
*			
*		Х	
*		н	
*	•		i i
*		PC (MS byte)	
*	· · · · · ·	PC (LS byte)	
*	•		i i
*		Divisor	· ·
*			Decreasing
*		Dividend	Address
*			
*			
*	En trat.	Dividend and d	inigon on stask at
*	Entry.	Dividend and d	respectively
*	Esci+•	SP, / allu SP, 0	laged on stack at SD 6
*	EXIC·	A H.Y preserv	aced on stack at SP,0
*		A, IIIA PICSCIV	cu
Label	Operation	Operand	Comments
DIVIDE	PSHH		;preserve H:X, A
	PSHX		
	PSHA		
	LDX	6,SP	;Divisor -> X
	CLRH		;0 -> MS dividend
	LDA	7,SP	;Dividend -> A
	DIV		
OK	STA	6,SP	;Save result
	PULA		;restore H:X, A
	PULX		
	PULH		
	סתכ		
	RIS		
*	KIS		

### AIX

#### Add Immediate Value (Signed) to Index Register

AIX

```
* AIX:
* 1) Find the 8-bit checksum for a 512 byte table
*
                    Operand
Label
        Operation
                                Comments
        ORG
                    $7000
TABLE
        FDB
                    512
        ORG
                    $6E00
                              ;ROM/EPROM address space
        LDHX
                              ;Initialize byte count (0..511)
                    #511
        CLRA
                               ;Clear result
ADDLOOP ADD
                    TABLE,X
        AIX
                    #-1
                              ;Decrement byte counter
*
* NOTE: DECX will not carry from X through H. AIX will.
        CPHX
                    #0
                              ;Done?
* NOTE: DECX does affect the CCR. AIX does not (CPHX required).
        BPL
                    ADDLOOP
                              ;Loop if not complete.
2) Round a 16-bit signed fractional number
*
    Radix point is assumed fixed between bits 7 and 8
*
        Entry: 16-bit fractional in fract
        Exit: Integer result after round operation in A
Label
        Operation
                    Operand
                                Comments
        ORG
                    $50
                              ;RAM address space
FRACT
        RMB
                    2
*
        ORG
                    $6E00
                              ;ROM/EPROM address space
                    FRACT
        T'DHX
        AIX
                    #1
                    #$7F
                               ;Round up if X \ge $80 (fraction \ge 0.5)
        AIX
* NOTE: AIX operand is a signed 8-bit number. AIX #$80 would
*
        therefore be equivalent to AIX #-128 (signed extended
        to 16-bits). Splitting the addition into two positive
        operations is required to perform the round correctly.
        PSHH
        PULA
```

Reference Manual

# BGE

# Branch if Greater Than or Equal To (Signed Operands)

# BGE

- \* 8 x 8 signed multiply \*
- \* Entry: Multiplier and multiplicand in VAR1 and VAR2
  - Exit : Signed result in X:A
- \*

\*

Label	Operation	Operand	Comments
	ORG	\$50	;RAM address space
NEG_FLG	RMB	1	;Sign flag byte
VAR1	RMB	1	;Multiplier
VAR2 *	RMB	1	;Multiplicand
	ORG	\$6E00	;ROM/EPROM address space
S MULT	CLR	NEG FLG	Clear negative flag
5_11021	TST	VAR1	Check VAR1
	BGE	POS	; Continue is $=>0$
	INC	NEG FLG	Else set negative flag
	NEG	VAR1	:Make into positive number
*	NEO	VART	Make med posicive number
POS	TST	VAR2	;Check VAR2
	BGE	POS2	;Continue is =>0
	TNC	NEG FLG	Else toggle negative flag
	NEG	VAR2	Make into positive number
*			
POS2	LDA	VAR2	;Load VAR1
	LDX	VAR1	;Load VAR2
	MUL		;Unsigned VAR1 x VAR2 -> X:A
	BRCLR	0,NEG_FLG,EXIT	;Quit if operands both
			;positive or both neg.
	COMA		;Else one's complement A and X
	COMX		
	ADD	#1	;Add 1 for 2's complement ;(LS byte)
	PSHA		;Save LS byte of result
	TXA		;Transfer unsigned MS byte of ;result
	ADC	#0	;Add carry result to complete ;2's complement
	TAX		Return to X
	PULA		Restore LS byte of result
EXIT	RTS		;Return
*			·

CPU08 — Rev. 3.0

# BGT

### Branch if Greater Than (Signed Operands)

# BGT

<pre>* BGT: * Read an 8-bit A/D register, sign it and test for valid range * * Entry: New reading in AD_RES * Exit : Signed result in A. ERR_FLG set if out of range. * *</pre>			
Label	Operation	Operand	Comments
ERR_FLG AD_RES *	ORG RMB RMB	\$50 1 1	;RAM address space ;Out of range flag ;A/D result register
	ORG BCLR LDA EOR CMP BGT CMP	\$6E00 0,ERR_FLG AD_RES #\$80 #\$73 OUT #\$8D	<pre>;ROM/EPROM address space ;Get latest reading (0 thru 256) ;Sign it (-128 thru 128) ;If greater than upper limit, ; branch to error flag set ;If greater than lower limit ;(\$8D = -\$73)</pre>
OUT IN *	BGT BSET RTS	IN 0,ERR_FLG	; branch to exit ;Set error flag ;Return

**Reference Manual** 

# BLE

# Branch if Less Than or Equal To (Signed Operands)

# BLE

* Find *	the most nega	ative of two	16-bit signed integers
*	Entry: Sigr	ned 16-bit i	ntegers in VAL1 and VAL2
*	Exit : Most	negative i	nteger in H:X
*			
Label	Operation	Operand	Comments
	ORG	\$50	;RAM address space
VAL1	RMB	2	;16-bit signed integer
VAL2	RMB	2	;16-bit signed integer
*			
*			
	ORG	\$6E00	;ROM/EPROM address space
	LDHX	VAL1	
	CPHX	VAL2	
	BLE	EXIT1	;If VAL1 =< VAL2, exit
	LDHX	VAL2	; else load VAL2 into H:X
EXIT1	EQU	*	
*			

# BLT

### Branch if Less Than (Signed Operands)

* Compare	e 8-bit signe	ed integers i	in A and X and place the
* most ne	egative in A		
*			
*	Entry: Signe	ed 8-bit inte	egers in A and X
*	Exit : Most	negative int	eger in A. X preserved.
*			
*			
Label	Operation	Operand	Comments
	ORG PSHX	\$6E00	;ROM/EPROM address space ;Move X onto stack
	CMP	1,SP	;Compare it with A
	BLT	EXIT2	; If A =< stacked X, quit
	TXA		;else move X to A
EXIT2	PULX		;Clean up stack
*			

**Reference Manual** 

# CBEQ

### Compare and Branch if Equal

### CBEQ

* Skip spaces in a string of ASCII characters. String must					
* contain at least one non-space character.					
*	*				
*	Entry: H:X	points to	start of string		
*	Exit : H:X	points to	first non-space character in		
*	string				
*					
Label	Operation	Operand	Comments		
	LDA	#\$20	;Load space character		
SKIP	CBEQ	X+,SKIP	;Increment through string until		
_			;non-space character found.		
*					
* NOTE:	X post incr	ement will	occur irrespective of whether		
* branch	n is taken.	In this exa	mple, H:X will point to the		
* non-sp	pace charact	er+1 immedi	ately following the CBEQ		
* instru	action.				
*					
Label	Operation	Operand	Comments		
	AIX	#-1	;Adjust pointer to point to 1st		
			;non-space char.		
	RTS		;Return		
*					

# CBEQA

### Compare A with Immediate (Branch if Equal)



\* Look for an End-of-Transmission (EOT) character from a \* serial peripheral. Exit if true, otherwise process data \* received. \* Operation Operand Comments Label EOT EQU \$04 \* DATA\_RX EQU 1 \* LDA DATA\_RX ;get receive data #EOT,EXIT3 ;check for EOT CBEQA \* \* NOTE: CBEQ, CBEQA, CBEQX instructions do NOT modify the \* CCR. In this example, Z flag will remain in the state the \* LDA instruction left it in. Process \* data \* EXIT3 RTS

**Reference Manual** 

# CBEQX

### Compare X with Immediate (Branch if Equal)



\* Keyboard wake-up interrupt service routine. Return to sleep

\* (WAIT mode) unless "ON" key has been depressed.

\*

Label	Operation	Operand	Comments
ON_KEY *	EQU	\$02	
SLEEP	WAIT BSR	DELAY	;Debounce delay routine
	LDX	PORTA	;Read keys
	CBEQX	#ON_KEY,WAKEUP	;Wake up if "ON" pressed,
*	BRA	SLEEP	;otherwise return to sleep
WAKEUP *	EQU	*	;Start of main code

# CLRH

### **Clear H (Index Register High)**

# CLRH

\* Clear H:X register

\*

Label	Operation	Operand	Comments	
	CLRX CLRH			
*				
* NOTE:	This sequen	ice takes 2 d	cycles and uses	2 bytes
*	LDHX #0 tak	es 3 cycles	and uses 3 byt	es.
*				

**Reference Manual** 

# CPHX

### **Compare Index Register with Memory**



- \* Stack pointer overflow test. Branch to a fatal error
- \* handler if overflow detected.

*			
Label	Operation	Operand	Comments
STACK	EQU	\$1000	;Stack start address (empty)
SIZE *	EQU	\$100	;Maximum stack size
	PSHH		;Save H:X (assuming stack is OK!)
	PSHX		
	TSX		;Move SP+1 to H:X
	СРНХ	#STACK-SIZ	E;Compare against stack lowest ;address
	BLO	FATAL	;Branch out if lower
*			; otherwise continue executing ;main code
	PULX		;Restore H:X
	PULH		
*			
*			
*			
*			
*			
FATAL *	EQU	*	;FATAL ERROR HANDLER

# DAA

### **Decimal Adjust Accumulator**



\* Add 2 BCD 8-bit numbers (e.g. 78 + 49 = 127)

*			
Label	Operation	Operand	Comments
VALUE1	FCB	\$78	
VALUE2 *	FCB	\$49	
	LDA	VALUE1	;A = \$78
	ADD	VALUE2	;A = \$78+\$49 = \$C1; C=0, H=1
	DAA		;Add \$66; A = \$27; C=1 {=127 BCD}
*			

**Reference Manual** 

# DBNZ

#### **Decrement and Branch if Not Zero**

### DBNZ

* Delay :	routine:		
* Delay	= N x (153.6-	+0.36)uS for	60nS CPU clock
* For ex	ample, delay:	=10mS for N=S	\$41 and 60nS CPU clock
*			
*	Entry: COUN	Г = О	
*	Exit: COUN	$\Gamma = 0; A = N$	
*			
Label	Operation	Operand	Comments
N	EOU	\$41	;Loop constant for 10mS delay
*	~ -	•	
	ORG	\$50	;RAM address space
COUNT	RMB	1	;Loop counter
*			
	ORG	\$6E00	;ROM/EPROM address space
DELAY	LDA	#N	;Set delay constant
LOOPY	DBNZ	COUNT, LOOPY	;Inner loop (5x256 cycles)
	DBNZA	LOOPY	;Outer loop (3 cycles)
*			

CPU08 — Rev. 3.0

209

# DIV

#### Divide

### DIV

- \* 1) 8/8 integer divide > 8-bit integer quotient
- \* Performs an unsigned integer divide of an 8-bit dividend
- \* in A by an 8-bit divisor in X. H must be cleared. The
- \* quotient is placed into A and the remainder in H.
- \*

Label	Operation	Operand	Comments
	ORG	\$50	;RAM address space
DIVID1	RMB	1	;storage for dividend
DIVISOR1	RMB	1	;storage for divisor
QUOTIENT1	RMB	1	;storage for quotient
*			
	ORG	\$6E00	;ROM/EPROM address spcae
	LDA	DIVID1	;Load dividend
	CLRH		;Clear MS byte of dividend
	LDX	DIVISOR1	;Load divisor
	DIV		;8/8 divide
	STA	QUOTIENT1	;Store result; remainder in H
*			
*			

\* 2) 8/8 integer divide > 8-bit integer and 8-bit fractional \* quotient. Performs an unsigned integer divide of an 8-bit

\* dividend in A by an 8-bit divisor in X. H must be

\* cleared. The quotient is placed into A and the remainder

\* in H. The remainder may be further resolved by executing

\* additional DIV instructions as shown below. The radix point

\* of the quotient will be between bits 7 and 8.

\*

\*

Label	Operation	Operand	Comments
	ORG	\$50	;RAM address space
DIVID2	RMB	1	;storage for dividend
DIVISOR2	RMB	1	;storage for divisor
QUOTIENT2	RMB	2	;storage for quotient
*			
	ORG	\$6E00	;ROM/EPROM address space
	LDA	DIVID2	;Load dividend
	CLRH		;Clear MS byte of dividend
	LDX	DIVISOR2	;Load divisor
	DIV		;8/8 divide
	STA	QUOTIENT2	;Store result; remainder in H
	CLRA		
	DIV		;Resolve remainder
	STA	QUOTIENT2+1	
*			

# DIV

### Divide (Continued)

# DIV

- \* 3) 8/8 fractional divide > 16-bit fractional quotient
- \* Performs an unsigned fractional divide of an 8-bit dividend
- \* in H by the 8-bit divisor in X. A must be cleared. The
- \* quotient is placed into A and the remainder in H. The
- \* remainder may be further resolved by executing additional
- \* DIV instructions as shown below.

\* The radix point is assumed to be in the same place for both\* the dividend and the divisor. The radix point is to the\* left of the MS bit of the quotient. An overflow will occur\* when the dividend is greater than or equal to the divisor.

- \* The quotient is an unsigned binary weighted fraction with
- \* a range of \$00 to \$FF (0.9961).

Label	Operation	Operand	Comments
	ORG	\$50	;RAM address space
DIVID3	RMB	1	;storage for dividend
DIVISOR3	RMB	1	;storage for divisor
QUOTIENT: *	3 RMB	2	;storage for quotient
	ORG	\$6E00	;ROM/EPROM address space
	LDHX	DIVID3	;Load dividend into H (and ;divisor into X)
	CLRA		;Clear LS byte of dividend
	DIV		;8/8 divide
	STA	QUOTIENT3	;Store result; remainder in H
	CLRA		
	DIV		;Resolve remainder
	STA	QUOTIENT3+1	

\*

\* 4) Unbounded 16/8 integer divide

- \* This algorithm performs the equivalent of long division.
- \* The initial divide is an 8/8 (no overflow possible).
- \* Subsequent divide are 16/8 using the remainder from the

\* previous divide operation (no overflow possible).

- \* The DIV instruction does not corrupt the divisor and leaves
- \* the remainder in H, the optimal position for sucessive
- \* divide operations. The algorithm may be extended to any
- \* precision of dividend by performing additional divides.
- \* This, of course, includes resolving the remainder of a
- \* divide operation into a fractional result as shown below.

# DIV

### Divide (Concluded)

Label	Operation	Operand	Comments
	ORG	\$50	;RAM address space
DIVIDEND4	RMB	2	;storage for dividend
DIVISOR4	RMB	1	storage for divisor
QUOTTENT4 *	RMB	3	storage for quotient
*			
	ORG	\$6E00	;ROM/EPROM address space
	LDA	DIVIDEND4	;Load MS byte of dividend into ;LS dividend reg.
	CLRH		;Clear H (MS dividend register)
	LDX	DIVISOR4	;Load divisor
	DIV		;8/8 integer divide [A/X -> A; r->H]
	STA	QUOTIENT4	;Store result (MS result of
			;complete operation)
*			;Remainder in H (MS dividend
			;register)
	LDA	DIVIDEND4+	l;Load LS byte of dividend into
	DTV		;16/8 integer divide
	211		[H:A/X -> A; r->H]
	STA	OUOTTENT4+	listore result (LS result of
	0111	Q0011211111	;complete operation)
	CLRA		Clear LS dividend (prepare for
			<pre>ifract. divide)</pre>
	DIV		Resolve remainder
	STA	QUOTIENT4+	2;Store fractional result.
*			
*			
* 5) Boun	ded 16/8 ir	nteger divid	le
* Althoug	h the DIV i	Instruction	will perform a 16/8 integer
* divide,	it can onl	ly generate	an 8-bit quotient. Quotient
* overflo	ws are the	refore possi	ble unless the user knows the
* bounds	of the divi	dend and di	visor in advance.
*			
Label	Operation	Operand	Comments
	ORG	\$50	;RAM address space
DIVID5	RMB	2	;storage for dividend
DIVISOR5	RMB	1	;storage for divisor
QUOTIENT5	RMB	1	;storage for quotient
*	0.5.5	<i><b><i>t</i></b></i> ( <b>-0</b> )	
	ORG	\$6E00_	ROM/EPROM address space
	LDHX	DIVID5	;Load dividend into H:X
	TXA		;Move X to A
	LDX	DIVISOR5	;Load divisor into X
	DIV		;16/8 integer divide
	BCS	ERROR5	;Overflow?
	STA	QUOTIENT5	;Store result
ERROR5	EQU	*	

Reference Manual

# LDHX

### Load Index Register with Memory

## LDHX

\* Clear RAM block of memory

^			
Label	Operation	Operand	Comments
RAM SIZE1 *	EQU EQU	\$0050 \$400	;Start of RAM ;Length of RAM array
LOOP	LDHX CLR AIX CPHX BLO	#RAM ,X #1 #RAM+SIZE1 loop	;Load RAM pointer ;Clear byte ;Bump pointer ;Done? ;Loop if not

### MOV

Move



* 1) Init *	cialize Port	A and Port H	3 data registers in page 0.
Label	Operation	Operand	Comments
PORTA PORTB *	EQU EQU	\$0000 \$0001	;port a data register ;port b data register
*	MOV MOV	#\$AA,PORTA #\$55,PORTB	;store \$AA to port a ;store \$55 to port b
* * 2) Move <b>Label</b>	e REG1 to REG Operation	2 if REG1 po <b>Operand</b>	sitive; clear REG2* <b>Comments</b>
REG1 REG2 *	EQU EQU	\$0010 \$0011	
*	MOV BMI CLR	REG1,REG2 NEG REG2	
NEG * *	EQU	*	
* 3) Move *	data to a pa	ge 0 location	from a table anywhere in memory
Label	Operation	Operand	Comments
SPIOUT *	EQU	\$0012	
TABLE_PTE	ORG R RMB	\$50 2	;RAM address space ;storage for table pointer
	ORG LDHX MOV	\$6E00 TABLE_PTR X+,SPIOUT	;ROM/EPROM address space ;Restore table pointer ;Move data
* NOTE: 2 * NOTE: 7 * complet *	K+ is a 16-b: The increment ced	it increment t occurs afte	of the H:X register er the move operation is
*	STHX	TABLE_PTR	;Save modified pointer

# NSA

### Nibble Swap Accumulator



- \* NSA:
- \* Compress 2 bytes, each containing one BCD nibble, into 1
- \* byte. Each byte contains the BCD nibble in bits 0-3. Bits
- \* 4-7 are clear.
- \*

Label	Operation	Operand	Comments
BCD1 BCD2 *	RMB RMB	1 1	
	LDA NSA ADD	BCD1 BCD2	;Read first BCD byte ;Swap LS and MS nibbles ;Add second BCD byte
*			

# **PSHA**

### **Push Accumulator onto Stack**

### **PSHA**

- \* PSHA:
- \* Jump table index calculation.
- \* Jump to a specific code routine based on a number held in A
- \*
  \*
- \* Entry : A = jump selection number, 0-3

Label	<b>Operation</b> PSHA LSLA	Operand	<b>Comments</b> ;Save selection number ;Multiply by 2
	ADD	1,SP	;Add stacked number; ;A now = A x 3
	TAX		;Move to index reg
	CLRH		;and clear MS byte
	PULA		;Clean up stack
	JMP	TABLE1,X	;Jump into table
TABLE1	JMP	PROG_0	
	JMP	PROG_1	
	JMP	PROG_2	
	JMP	PROG_3	
*			
PROG_0	EQU	*	
PROG_1	EQU	*	
PROG_2	EQU	*	
PROG_3 *	EQU	*	

**Reference Manual**
**PSHH** 

## PSHH

### Push H (Index Register High) onto Stack

* PSHH: * 1) Sav * servic *	e contents o e routine	f H register	at the start of an interrupt
Label	Operation	Operand	Comments
SCI_INT * * * *	PSHH     		;Save H (all other registers ;already stacked)
*	 PULH RTI		;Restore H ;Unstack all other registers; ;return to main
* 2) Eff * * *	ective addre Entry : H:X Exit : H:X	ss calculatio =pointer, A=( = A + H:X ()	on offset A = H)
Label	Operation	Operand	Comments
	PSHX PSHH		;Push X then H onto stack
	ADD TAX PULA	2,SP	;Add stacked X to A ;Move result into X ;Pull stacked H into A
	ADC PSHA PULH	#0	;Take care of any carry ;Push modified H onto stack ;Pull back into H
*	AIS	#1	;Clean up stack

# PSHX

#### Push X (Index Register Low) onto Stack

## **PSHX**

* PSHX: * 1) Im <u>r</u> * regist *	element the	transfer of	the X register	to the H
Label	Operation	Operand	Comments	
*	PSHX PULH		;Move X onto ;Return back	the stack to H
* 2) Im <u>r</u> *	plement the	exchange of	the X register	and A
Label	Operation	Operand	Comments	
*	PSHX TAX PULA		;Move X onto ;Move A into ;Restore X i	the stack X nto A

**Reference Manual** 

## **PULA**

#### Pull Accumulator from Stack

# PULA

\* Implement the transfer of the H register to A

Label	Operation	Operand	Comments
	PSHH		;Move H onto stack
	PULA		;Return back to A

## PULH Pull H (Index Register High) from Stack

## PULH

 $^{\star}$  Implement the exchange of the H register and A  $^{\star}$ 

Label	Operation	Operand	Comments
	PSHA		;Move A onto the stack
	PSHH		;Move H onto the stack
	PULA		;Pull H into A
	PULH		;Pull A into H

### PULX Pull X (Index Register Low) from Stack

# PULX

 $^{\star}$  Implement the exchange of the X register and A  $^{\star}$ 

Label	Operation	Operand	Comments
	PSHA		;Move A onto the stack
	TXA		;Move X into A
	PULX		;Restore A into X

\*

\*

# STHX

#### **Store Index Register**

# STHX

\* Effective address calculation

- \* Entry : H:X=pointer, A=offset
- \* Exit : H:X = A + H:X

Label	<b>Operation</b> ORG	<b>Operand</b> \$50	<b>Comments</b> ;RAM address space
TEMP *	RMB	2	
	ORG	\$6E00	;ROM/EPROM address space
	STHX	TEMP	;Save H:X
	ADD	TEMP+1	;Add saved X to A
	TAX		;Move result into X
	LDA	TEMP	;Load saved X into A
	ADC	# O	;Take care of any carry
	PSHA		;Push modified H onto stack
	PULH		;Pull back into H
*			

**Reference Manual** 

### TAP

#### Transfer Accumulator to Condition Code Register



- \*
- \* NOTE: The TAP instruction was added to improve testability of
- \* the CPU08, and so few practical applications of the
- \* instruction exist.
- \*

# TPA

#### Transfer Condition Code Register to Accumulator

### TPA

* Impler * (V-bi *	ment branch : t) is set	if 2's comple	ment signed overflow bit	ī
Label	Operation	Operand	Comments	
	TPA			
* * NOTE: *	Transfering	the CCR to A	does not modify the CCI	З.
	TSTA			
	BMI	V_SET		
*				
V_SET *	EQU	*		

**Reference Manual** 

# TSX

#### **Transfer Stack Pointer to Index Register**



- \* TSX:
- \* Create a stack frame pointer. H:X points to the stack frame
- \* irrespective of stack depth. Useful for handling nested
- \* subroutine calls (e.g. recursive routines) which reference
- \* the stack frame data.

Label	Operation	Operand	Comments
LOCAL *	EQU	\$20	
	AIS	#LOCAL	;Create local variable space in ;stack frame
	TSX		;SP +1 > H:X
*			
* NOTE: '	TSX transfer	s SP+1 to a	llow the H:X register to point
* to the	first used	stack byte	(SP always points to the next
* availa	ble stack by	te). The SP	itself is not modified.
*			
*			
*			
*			
	LDA	0,X	;Load the 1st byte in local space
*			
*			
*			
*			
*			

# TXS

### Transfer Index Register to Stack Pointer

 $\ast$  Initialize the SP to a value other than the reset state  $\ast$ 

Label	Operation	Operand	Comments		
STACK1 *	EQU	\$0FFF			
	LDHX TXS	#STACK1+1	;\$1000 > H:X ;\$0FFF > SP		
*					
* NOTE:	TXS subtract	s 1 from the	value in H:X	before	it
* transf	ers to SP.				

### Glossary

- **\$xxxx** The digits following the "\$" are in hexadecimal format.
- **#xxxx** The digits following the "#" indicate an immediate operand.
- A Accumulator. See "accumulator."
- accumulator (A) An 8-bit general-purpose register in the CPU08. The CPU08 uses the accumulator to hold operands and results of arithmetic and non-arithmetic operations.
- address bus The set of conductors used to select a specific memory location so that the CPU can write information into the memory location or read its contents.
- addressing mode The way that the CPU obtains (addresses) the information needed to complete an instruction. The M68HC08 CPU has 16 addressing modes.
- **algorithm** A set of specific procedures by which a solution is obtained in a finite number of steps, often used in numerical calculation.
- ALU Arithmetic logic unit. See "arithmetic logic unit."
- **arithmetic logic unit (ALU)** The portion of the CPU of a computer where mathematical and logical operations take place. Other circuitry decodes each instruction and configures the ALU to perform the necessary arithmetic or logical operations at each step of an instruction.
- **assembly language** A method used by programmers for representing machine instructions (binary data) in a more convenient form. Each machine instruction is given a simple, short name, called a mnemonic (or memory aid), which has a

one-to-one correspondence with the machine instruction. The mnemonics are translated into an object code program that a microcontroller can use.

- **ASCII** American Standard Code for Information Interchange. A widely accepted correlation between alphabetic and numeric characters and specific 7-bit binary numbers.
- **asynchronous** Refers to circuitry and operations without common clock signals.
- BCD Binary-coded decimal. See "binary-coded decimal."
- binary The binary number system using 2 as its base and using only the digits 0 and 1. Binary is the numbering system used by computers because any quantity can be represented by a series of 1s and 0s. Electrically, these 1s and 0s are represented by voltage levels of approximately V<sub>DD</sub> (input) and V<sub>SS</sub> (ground), respectively.
- **binary-coded decimal (BCD)** A notation that uses binary values to represent decimal quantities. Each BCD digit uses four binary bits. Six of the possible 16 binary combinations are considered illegal.
- bit A single binary digit. A bit can hold a single value of 0 or 1.
- **Boolean** A mathematical system of representing logic through a series of algebraic equations that can only be true or false, using operators such as AND, OR, and NOT.
- branch instructions Computer instructions that cause the CPU to continue processing at a memory location other than the next sequential address. Most branch instructions are conditional. That is, the CPU continues to the next sequential address (no branch) if a condition is false, or continue to some other address (branch) if the condition is true.
- **bus** A collection of logic lines (conductor paths) used to transfer data.
- **byte** A set of exactly eight binary bits.

- C Abbreviation for carry/borrow in the condition code register of the CPU08. The CPU08 sets the carry/borrow flag when an addition operation produces a carry out of bit 7 of the accumulator or when a subtraction operation requires a borrow. Some logical operations and data manipulation instructions also clear or set the C flag (as in bit test and branch instructions and shifts and rotates).
- **CCR** Abbreviation for condition code register in the CPU08. See "condition code register."
- central processor unit (CPU) The primary functioning unit of any computer system. The CPU controls the execution of instructions.
- **checksum** A value that results from adding a series of binary numbers. When exchanging information between computers, a checksum gives an indication about the integrity of the data transfer. If values were transferred incorrectly, it is unlikely that the checksum would match the value that was expected.
- clear To establish logic 0 state on a bit or bits; the opposite of "set."
- clock A square wave signal used to sequence events in a computer.
- **condition code register (CCR)** An 8-bit register in the CPU08 that contains the interrupt mask bit and five bits (flags) that indicate the results of the instruction just executed.
- **control unit** One of two major units of the CPU. The control unit contains logic functions that synchronize the machine and direct various operations. The control unit decodes instructions and generates the internal control signals that perform the requested operations. The outputs of the control unit drive the execution unit, which contains the arithmetic logic unit (ALU), CPU registers, and bus interface.
- CPU Central processor unit. See "central processor unit."
- **CPU08** The central processor unit of the M68HC08 Family.

- **CPU cycles** A CPU clock cycle is one period of the internal bus-rate clock, normally derived by dividing a crystal oscillator source by two or more so the high and low times are equal. The length of time required to execute an instruction is measured in CPU clock cycles.
- **CPU registers** Memory locations that are wired directly into the CPU logic instead of being part of the addressable memory map. The CPU always has direct access to the information in these registers. The CPU registers in an M68HC08 are:
  - A (8-bit accumulator)
  - H:X (16-bit accumulator)
  - SP (16-bit stack pointer)
  - PC (16-bit program counter)
  - CCR (condition code register containing the V, H, I, N, Z, and C bits)
- cycles See "CPU cycles."
- **data bus** A set of conductors used to convey binary information from a CPU to a memory location or from a memory location to a CPU.
- **decimal** Base 10 numbering system that uses the digits zero through nine.
- direct address Any address within the first 256 addresses of memory (\$0000-\$00FF). The high-order byte of these addresses is always \$00. Special instructions allow these addresses to be accessed using only the low-order byte of their address. These instructions automatically fill in the assumed \$00 value for the high-order byte of the address.
- direct addressing mode Direct addressing mode uses a program-supplied value for the low-order byte of the address of an operand. The high-order byte of the operand address is assumed to be \$00 and so it does not have to be explicitly specified. Most direct addressing mode instructions can access any of the first 256 memory addresses.

- direct memory access (DMA) One of a number of modules that handle a variety of control functions in the modular M68HC08 Family. The DMA can perform interrupt-driven and software-initiated data transfers between any two CPU-addressable locations. Each DMA channel can independently transfer data between any addresses in the memory map. DMA transfers reduce CPU overhead required for data movement interrupts.
- **direct page** The first 256 bytes of memory (\$0000–\$00FF); also called page 0.
- DMA Direct memory access. See "direct memory access."
- EA Effective address. See "effective address."
- effective address (EA) The address where an instruction operand is located. The addressing mode of an instruction determines how the CPU calculates the effective address of the operand.
- **EPROM** Erasable, programmable, read-only memory. A non-volatile type of memory that can be erased by exposure to an ultraviolet light source.
- EU Execution unit. See "execution unit."
- execution unit (EU) One of the two major units of the CPU containing the arithmetic logic unit (ALU), CPU registers, and bus interface. The outputs of the control unit drive the execution unit.
- extended addressing mode In this addressing mode, the high-order byte of the address of the operand is located in the next memory location after the opcode. The low-order byte of the operand address is located in the second memory location after the opcode. Extended addressing mode instructions can access any address in a 64-Kbyte memory map.
- H Abbreviation for the upper byte of the 16-bit index register (H:X) in the CPU08.

- H Abbreviation for "half-carry" in the condition code register of the CPU08. This bit indicates a carry from the low-order four bits of the accumulator value to the high-order four bits. The half-carry bit is required for binary-coded decimal arithmetic operations. The decimal adjust accumulator (DAA) instruction uses the state of the H and C flags to determine the appropriate correction factor.
- hexadecimal Base 16 numbering system that uses the digits 0 through 9 and the letters A through F. One hexadecimal digit can exactly represent a 4-bit binary value. Hexadecimal is used by people to represent binary values because a 2-digit number is easier to use than the equivalent 8-digit number.
- **high order** The leftmost digit(s) of a number; the opposite of low order.
- H:X Abbreviation for the 16-bit index register in the CPU08. The upper byte of H:X is called H. The lower byte is called X. In the indexed addressing modes, the CPU uses the contents of H:X to determine the effective address of the operand. H:X can also serve as a temporary data storage location.
- I Abbreviation for "interrupt mask bit" in the condition code register of the CPU08. When I is set, all interrupts are disabled. When I is cleared, interrupts are enabled.
- **immediate addressing mode** In immediate addressing mode, the operand is located in the next memory location(s) after the opcode. The immediate value is one or two bytes, depending on the size of the register involved in the instruction.
- index register (H:X) A 16-bit register in the CPU08. The upper byte of H:X is called H. The lower byte is called X. In the indexed addressing modes, the CPU uses the contents of H:X to determine the effective address of the operand. H:X can also serve as a temporary data storage location.
- indexed addressing mode Indexed addressing mode instructions access data with variable addresses. The effective address of the operand is determined by the current value of the H:X register added to a 0-, 8-, or 16-bit value (offset) in the

instruction. There are separate opcodes for 0-, 8-, and 16-bit variations of indexed mode instructions, and so the CPU knows how many additional memory locations to read after the opcode.

- indexed, post increment addressing mode In this addressing mode, the effective address of the operand is determined by the current value of the index register, added to a 0- or 8-bit value (offset) in the instruction, after which the index register is incremented. Operands with variable addresses can be addressed with the 8-bit offset instruction.
- inherent addressing mode The inherent addressing mode has no operand because the opcode contains all the information necessary to carry out the instruction. Most inherent instructions are one byte long.
- **input/output (I/O)** Input/output interfaces between a computer system and the external world. A CPU reads an input to sense the level of an external signal and writes to an output to change the level on an external signal.
- instructions Instructions are operations that a CPU can perform. Instructions are expressed by programmers as assembly language mnemonics. A CPU interprets an opcode and its associated operand(s) and instruction(s).
- instruction set The instruction set of a CPU is the set of all operations that the CPU can perform. An instruction set is often represented with a set of shorthand mnemonics, such as LDA, meaning "load accumulator (A)." Another representation of an instruction set is with a set of opcodes that are recognized by the CPU.
- interrupt Interrupts provide a means to temporarily suspend normal program execution so that the CPU is freed to service sets of instructions in response to requests (interrupts) from peripheral devices. Normal program execution can be resumed later from its original point of departure. The CPU08 can process up to 128 separate interrupt sources, including a software interrupt (SWI).

I/O — Input/output. See "input/output."

- **IRQ** Interrupt request. The overline indicates an active-low signal.
- **least significant bit (LSB)** The rightmost digit of a binary value; the opposite of most significant bit (MSB).
- **logic 1** A voltage level approximately equal to the input power voltage (V<sub>DD</sub>).
- **logic 0** A voltage level approximately equal to the ground voltage (V<sub>SS</sub>).
- **low order** The rightmost digit(s) of a number; the opposite of high order.
- LS Least significant.
- LSB Least significant bit. See "least significant bit."
- M68HC08 The Motorola Family of 8-bit MCUs.
- machine codes The binary codes processed by the CPU as instructions. Machine code includes both opcodes and operand data.
- MCU Microcontroller unit. See "microcontroller unit."
- **memory location** In the M68HC08, each memory location holds one byte of data and has a unique address. To store information into a memory location, the CPU places the address of the location on the address bus, the data information on the data bus, and asserts the write signal. To read information from a memory location, the CPU places the address of the location on the address bus and asserts the read signal. In response to the read signal, the selected memory location places its data onto the data bus.
- **memory map** A pictorial representation of all memory locations in a computer system.
- **memory-to-memory addressing mode** In this addressing mode, the accumulator has been eliminated from the data transfer process, thereby reducing execution cycles. This addressing mode, therefore, provides rapid data transfers because it does

not use the accumulator and associated load and store instructions. There are four memory-to-memory addressing mode instructions. Depending on the instruction, operands are found in the byte following the opcode, in a direct page location addressed by the byte immediately following the opcode, or in a location addressed by the index register.

- **microcontroller unit (MCU)** A complete computer system, including a CPU, memory, a clock oscillator, and input/output (I/O) on a single integrated circuit.
- **mnemonic** Three to five letters that represent a computer operation. For example, the mnemonic form of the "load accumulator" instruction is LDA.
- **most significant bit (MSB)** The leftmost digit of a binary value; the opposite of least significant bit (LSB).
- MS Abbreviation for "most significant."
- MSB Most significant bit. See "most significant bit."
- N Abbreviation for "negative," a bit in the condition code register of the CPU08. The CPU sets the negative flag when an arithmetic operation, logical operation, or data manipulation produces a negative result.
- nibble Half a byte; four bits.
- **object code** The output from an assembler or compiler that is itself executable machine code or is suitable for processing to produce executable machine code.
- **one** A logic high level, a voltage level approximately equal to the input power voltage (V<sub>DD</sub>).
- one's complement An infrequently used form of signed binary numbers. Negative numbers are simply the complement of their positive counterparts. One's complement is the result of a bit-by-bit complement of a binary word: All 1s are changed to 0s and all 0s changed to 1s. One's complement is two's complement without the increment.

- **opcode** A binary code that instructs the CPU to do a specific operation in a specific way.
- **operand** The fundamental quantity on which a mathematical operation is performed. Usually a statement consists of an operator and an operand. The operator may indicate an add instruction; the operand therefore will indicate what is to be added.
- **oscillator** A circuit that produces a constant frequency square wave that is used by the computer as a timing and sequencing reference.
- **page 0** The first 256 bytes of memory (\$0000–\$00FF). Also called direct page.
- PC Program counter. See "program counter."
- pointer Pointer register. An index register is sometimes called a pointer register because its contents are used in the calculation of the address of an operand, and therefore "points" to the operand.
- **program** A set of computer instructions that cause a computer to perform a desired operation or operations.
- programming model The registers of a particular CPU.
- **program counter (PC)** A 16-bit register in the CPU08. The PC register holds the address of the next instruction or operand that the CPU will use.
- pull The act of reading a value from the stack. In the M68HC08, a value is pulled by the following sequence of operations. First, the stack pointer register is incremented so that it points to the last value saved on the stack. Next, the value at the address contained in the stack pointer register is read into the CPU.
- **push** The act of storing a value at the address contained in the stack pointer register and then decrementing the stack pointer so that it points to the next available stack location.

- **random access memory (RAM)** A type of memory that can be read or written by the CPU. The contents of a RAM memory location remain valid until the CPU writes a different value or until power is turned off.
- RAM Random access memory. See "random-access memory."
- read To transfer the contents of a memory location to the CPU.
- **read-only memory** A type of memory that can be read but cannot be changed (written) by the CPU. The contents of ROM must be specified before manufacturing the MCU.
- **registers** Memory locations wired directly into the CPU logic instead of being part of the addressable memory map. The CPU always has direct access to the information in these registers. The CPU registers in an M68HC08 are:
  - A (8-bit accumulator)
  - (H:X) (16-bit index register)
  - SP (16-bit stack pointer)
  - PC (16-bit program counter)
  - CCR (condition code register containing the V, H, I, N, Z, and C bits)

Memory locations that hold status and control information for on-chip peripherals are called input/output (I/O) and control registers.

- **relative addressing mode** Relative addressing mode is used to calculate the destination address for branch instructions. If the branch condition is true, the signed 8-bit value after the opcode is added to the current value of the program counter to get the address where the CPU will fetch the next instruction. If the branch condition is false, the effective address is the content of the program counter.
- **reset** Reset is used to force a computer system to a known starting point and to force on-chip peripherals to known starting conditions.

**ROM** — Read-only memory. See "read-only memory."

set — To establish a logic 1 state on a bit or bits; the opposite of "clear."

- **signed** A form of binary number representation accommodating both positive and negative numbers. The most significant bit is used to indicate whether the number is positive or negative, normally zero for positive and one for negative, and the other seven bits indicate the magnitude.
- SIM System integration module. See "system integration module."
- SP Stack pointer. See "stack pointer."
- stack A mechanism for temporarily saving CPU register values during interrupts and subroutines. The CPU maintains this structure with the stack pointer (SP) register, which contains the address of the next available (empty) storage location on the stack. When a subroutine is called, the CPU pushes (stores) the low-order and high-order bytes of the return address on the stack before starting the subroutine instructions. When the subroutine is done, a return from subroutine (RTS) instruction causes the CPU to recover the return address from the stack and continue processing where it left off before the subroutine. Interrupts work in the same way except that all CPU registers are saved on the stack instead of just the program counter.
- **stack pointer (SP)** A 16-bit register in the CPU08 containing the address of the next available (empty) storage on the stack.
- stack pointer addressing mode Stack pointer (SP) addressing mode instructions operate like indexed addressing mode instructions except that the offset is added to the stack pointer instead of the index register (H:X). The effective address of the operand is formed by adding the unsigned byte(s) in the stack pointer to the unsigned byte(s) following the opcode.
- subroutine A sequence of instructions to be used more than once in the course of a program. The last instruction in a subroutine is a return-from-subroutine (RTS) instruction. At each place in the main program where the subroutine instructions are needed, a jump or branch to subroutine (JSR or BSR) instruction is used to

238

call the subroutine. The CPU leaves the flow of the main program to execute the instructions in the subroutine. When the RTS instruction is executed, the CPU returns to the main program where it left off.

- **synchronous** Refers to two or more things made to happen simultaneously in a system by means of a common clock signal.
- **system integration module (SIM)** One of a number of modules that handle a variety of control functions in the modular M68HC08 Family. The SIM controls mode of operation, resets and interrupts, and system clock generation.
- **table** A collection or ordering of data (such as square root values) laid out in rows and columns and stored in a computer memory as an array.
- two's complement A means of performing binary subtraction using addition techniques. The most significant bit of a two's complement number indicates the sign of the number (1 indicates negative). The two's complement negative of a number is obtained by inverting each bit in the number and then adding 1 to the result.
- **unsigned** Refers to a binary number representation in which all numbers are assumed positive. With signed binary, the most significant bit is used to indicate whether the number is positive or negative, normally 0 for positive and 1 for negative, and the other seven bits are used to indicate the magnitude.
- **variable** A value that changes during the course of executing a program.
- word Two bytes or 16 bits, treated as a unit.
- **write** The transfer of a byte of data from the CPU to a memory location.
- X Abbreviation for the lower byte of the index register (H:X) in the CPU08.

- Z Abbreviation for zero, a bit in the condition code register of the CPU08. The CPU08 sets the zero flag when an arithmetic operation, logical operation, or data manipulation produces a result of \$00.
- **zero** A logic low level, a voltage level approximately equal to the ground voltage (V<sub>SS</sub>).

**Reference Manual** 

### Index

Α
Accumulator (A)
Addressing modes
direct
extended
immediate
indexed with post increment
indexed, 16-bit offset 66
indexed, 8-bit offset 65
indexed, 8-bit offset with post increment
indexed, no offset
inherent
memory to memory direct to direct
memory to memory direct to indexed with post increment 76
memory to memory immediate to direct
memory to memory indexed to direct with post increment 74
relative
stack pointer, 16-bit offset 68
stack pointer, 8-bit offset 68

#### В

Bus cycles	98
-	

#### С

Carry/borrow flag (C)	29
Condition code register (CCR)	
carry/borrow flag (C)	29
half-carry flag (H)	28
interrupt mask (I)	29
negative flag (N)	29

0	verflow flag (V)	28
z	ero flag (Z)	29
CPU	08	
а	ccumulator (A)	25
b	lock diagram	30
С	ondition code register (CCR)	28
С	ontrol unit	32
е	xecution unit	33
fe	eatures	20
fu	unctional description	30
ir	ndex register (HX)	25
ir	nstruction execution	35
ir	nternal timing	31
lo	ow-power modes	22
р	rogram counter (PC)	27
р	rogramming model	24
re	egisters	24
S	tack pointer (SP)	26
Cycl	e code letters	98

#### D

Direct addressing mode	61
DMA (direct memory access module)	39

#### Ε

Execution cycles	8
Free	8
Read 8-bit data	8
Stack 8-bit data 9	8
Unstack 8-bit data 9	8
Vector fetch 9	8
Write 8-bit data	8
Execution time	8
Extended addressing mode6	3

242

\_

F	
Free cycle	98
н	
UV (index register)	25
	25

#### I

I	
Immediate addressing mode 59	9
Index register (HX) 25	5
Indexed with post increment addressing mode	7
Indexed, 16-bit offset addressing mode	6
Indexed, 8-bit offset addressing mode 65	5
Indexed, 8-bit offset with post increment addressing mode	8
Indexed, no offset addressing mode 65	5
Inherent addressing mode	7
Instruction execution	5
instruction boundaries 34	4
Instruction set	
convention definition 99	9
nomenclature	4
Interrupts	
allocating scratch space 53	3
arbitration	1
DMA (direct memory access module) 39	9
flow and timing	2
H register storage 47	1
interrupt processing 49	9
interrupt recognition 43-44	4
masking	3
nesting of multiple interrupts 50, 52	2
priority	1
recognition	9
return to calling program 45	5
SIM (system integration module) 47	1
sources	1
stacking	0
vectors	1

Legal label	7
Literal expression 9	7
Μ	
Memory to memory direct to direct addressing mode 7	3
Memory to memory direct to indexed	
with post increment addressing mode	6
Memory to memory immediate to direct addressing mode 7	3
Memory to memory indexed to direct	
with post increment addressing mode	4
Monitor mode	7
Ν	
Negative flag (N)	9
Notation	
Source forms	6
0	
Overflow flag (V)	8
Р	
Program counter (PC) 2	7
R	
Read 8-bit data cycle	8
Register designators 9	7
Registers	
accumulator (A) 2	4
condition code (CCR)	4
index (HX)	4
program counter (PC) 2	4
stack pointer (SP) 2	4
Relative addressing mode	
	I

L

Resets
arbitration
CPU
DMA (direct memory access module) 39
exiting
external
H register storage
l bit
initial conditions 47
internal
local enable mask bits 50
masking
mode selection
monitor mode
recognition
reset processing 46
SIM (system integration module) 41, 48
sources
stacking
user mode

### S

SIM (system integration module)	41,	48
Source form notation		96
Stack 8-bit data cycle		98
Stack pointer (SP)		26
Stack pointer, 16-bit offset addressing mode		<b>68</b>
Stack pointer, 8-bit offset addressing mode		<b>68</b>
System integration module (SIM)	41,	48

#### Т

Timing	
control unit	33
internal	31
interrupt processing flow	42

U Unstack 8-bit data cycle	3 7
V V (overflow flag)	3 3
<b>W</b> Write 8-bit data cycle	3
<b>Z</b> Zero flag (Z) 29	9

#### How to Reach Us:

#### USA/EUROPE/LOCATIONS NOT LISTED:

Motorola Literature Distribution P.O. Box 5405 Denver, Colorado 80217 1-303-675-2140 1-800-441-2447

TECHNICAL INFORMATION CENTER: 1-800-521-6274

#### JAPAN:

Motorola Japan Ltd. SPS, Technical Information Center 3-20-1, Minami-Azabu, Minato-ku Tokyo 106-8573 Japan 81-3-3440-3569

#### ASIA/PACIFIC:

Motorola Semiconductors H.K. Ltd. Silicon Harbour Centre 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T., Hong Kong 852-26668334

HOME PAGE: http://www.motorola.com/semiconductors/



CPU08RM/D REV 3